- 您現(xiàn)在的位置：買賣IC網 > PDF目錄376151 > MC1201A (Electronic Theatre Controls, Inc.) Advanced Brushless Motor Control Chipset PDF資料下載
參數(shù)資料
| 型號： | MC1201A |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Advanced Brushless Motor Control Chipset |
| 中文描述： | 先進的無刷電機控制芯片組 |
| 文件頁數(shù)： | 13/70頁 |
| 文件大?。?/td> | 474K |
| 代理商： | MC1201A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁
13
Pin Descriptions
The following tables provide pin descriptions for the MC1231-series chipsets.
IC
I/O Chip Pinouts
I/O
Pin Name
Pin #
Description/Functionality
QuadA1
QuadB1
QuadA2
QuadB2
28
42
26
30
Quadrature A, B channels for axis 1 - 2 (input). Each of these 2 pairs of quadrature (A, B)
signals provide the position feedback for an incremental encoder. When the encoder is
moving in the positive, or forward direction, the A signal leads the B signal by 90 degs.
NOTE: Many encoders require a pull-up resistor on each of these signals to establish a
proper high signal (check the encoder electrical specifications)
NOTE: For MC1231A all 4 pins are valid. For MC1131A pins for axes 1 only are valid. Invalid
axis pins can be left unconnected
Index encoder signals for axis 1-2 (input). Each of these 2 signals indicate the index flag
state fromthe encoder. A valid index pulse is recognized by the chip set when the index flag
transitions low, followed by the corresponding A and B channels of the encoder transitioning
low. The index pulse is recognized at the later of the A or B transitions. If not used this signal
must be tied high.
I/O
~Index1
~Index2
24
9
NOTE: For MC1231A both pins are valid. For MC1131A pins for axes 1 only are valid.
Invalid axis pins can be left unconnected.
Home signals for axis 1-2 (input). Each of these signals provide a general purpose input to
the hardware position capture mechanism A valid home signal is recognized by the chipset
when the home flag transitions low. These signals have a simlar function as the ~Index
signals, but are not gated by the A and B encoder channels. For valid axis pins, If not used,
this signal must be tied high. See below for valid pin definitions for the MC1231A and
MC1131A.
I/O
~Home1
~Home2
13
23
NOTE: For MC1231A both pins are valid. For MC1131A pins for axes 1 only are valid.
Invalid axis pins can be left unconnected.
DAC Select (output). This signal is asserted high to select any of the available DAC output
channels. For details on DAC decoding see description of DAC16Addr0-1 signals.
I/O chip clock (input). This signal is connected directly to the ClkOut pin (CP chip) and
provides the clock signal for the I/O chip. The frequency of this signal is 1/4 the user-provided
ClkIn (CP chip) frequency.
Phase shifted clock (input). This signal must be connected to I/OClkOut (I/O chip), and inputs
a phase shifted clock signal.
Phase shifted clock (output). This signal must be connected to I/OClkIn (I/O chip), and
outputs a phase shifted clock signal.
I/O chip to CP chip communication address (input). These 4 signals are connected to the
corresponding I/OAddr0-3 pins (CP chip), and together provide addressing signals to
facilitate CP to I/O chip communication.
I/O
DACSlct
33
I/O
CPClk
46
I/O
I/OClkIn
52
I/O
I/OClkOut
45
I/O
CPAddr0
CPAddr1
CPAddr2
CPAddr3
~CPWrite
68
27
29
12
2
I/O
I/O chip to CP chip communication write (input). This signal is connected to the ~I/OWrite pin
(CP chip) and provides a write strobe to facilitate CP to I/O chip communication.
I/O chip to CP chip communication control (mxed). These 4 signals are connected to the
corresponding I/OCntrl0-3 pins (CP chip), and provide control signals to facilitate CP to I/O
chip communication.
I/O
CPCntrl0
CPCntrl1
CPCntrl2
CPCntrl3
HostCmd
20
36
22
63
41
I/O
Host Port Command (input). This signal is asserted high to write a host command to the chip
set. It is asserted low to read or write a host data word to the chipset
相關PDF資料 |
PDF描述 |
|---|---|
| MC1201A-P | Advanced Brushless Motor Control Chipset |
| MC1231A | Advanced Brushless Motor Control Chipset |
| MC1241A | Advanced Brushless Motor Control Chipset |
| MC1251A | Advanced Brushless Motor Control Chipset |
| MC1251A-E | Advanced Brushless Motor Control Chipset |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC1201A-P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Advanced Brushless Motor Control Chipset |
| MC1201F | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC1201L | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC1202 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:6-INPUT GATES |
| MC12022 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MECL PLL COMPONENTS ±64/65, ±128/129 DUAL MODULUS PRESCALE |
發(fā)布緊急采購，3分鐘左右您將得到回復。