- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄369892 > MC10E445FN (MOTOROLA INC) 4-BIT SERIAL/ PARALLEL CONVERTER PDF資料下載
參數(shù)資料
| 型號(hào)： | MC10E445FN |
| 廠商： | MOTOROLA INC |
| 元件分類(lèi)： | 通用總線(xiàn)功能 |
| 英文描述： | 4-BIT SERIAL/ PARALLEL CONVERTER |
| 中文描述： | 10E SERIES, 4-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁(yè)數(shù)： | 5/8頁(yè) |
| 文件大?。?/td> | 100K |
| 代理商： | MC10E445FN |
MC10E445 MC100E445
5
MOTOROLA
ECLinPS and ECLinPS Lite
DL140 — Rev 4
APPLICATIONS INFORMATION
The MC10E/100E445 is an integrated 1:4 serial to parallel
converter. The chip is designed to work with the E446 device
to provide both transmission and receiving of a high speed
serial data path. The E445, can convert up to a 2.0Gb/s NRZ
data stream into 4-bit parallel data. The device also provides
a divide by four clock output to be used to synchronize the
parallel data with the rest of the system.
The E445 features multiplexed dual serial inputs to
provide test loop capability when used in conjunction with the
E446. Figure 4 illustrates the loop test architecture. The
architecture allows for the electrical testing of the link without
requiring actual transmission over the serial data path
medium. The SINA serial input of the E445 has an extra
buffer delay and thus should be used as the loop back serial
input.
SINB
SINB
SINA
SINA
SOUT
SOUT
PARALLEL
DATA
PARALLEL
DATA
TO SERIAL
MEDIUM
FROM
SERIAL
MEDIUM
Figure 4. Loopback Test Architecture
The E445 features a differential serial output and a divide
by 8 clock output to facilitate the cascading of two devices to
build a 1:8 demultiplexer. Figure 5 illustrates the architecture
for a 1:8 demultiplexer using two E445’s; the timing diagram
for this configuration can be found on the following page.
Notice the serial outputs (SOUT) of the lower order converter
feed the serial inputs of the the higher order device. This feed
through of the serial inputs bounds the upper end of the
frequency of operation. The clock to serial output
propagation delay plus the setup time of the serial input pins
must fit into a single clock period for the cascade architecture
to function properly. Using the worst case values for these
two parameters from the data sheet, TPD CLK to SOUT =
1150ps and tS for SIN = –100ps, yields a minimum period of
1050ps or a clock frequency of 950MHz.
The clock frequency is significantly lower than that of a
single converter, to increase this frequency some games can
be played with the clock input of the higher order E445. By
delaying the clock feeding the second E445 relative to the
clock of the first E445 the frequency of operation can be
increased. The delay between the two clocks can be
increased until the minimum delay of clock to serial out would
potentially cause a serial bit to be swallowed (Figure 6).
Q3
Q7
Q2
Q6
Q1
Q5
Q0
Q4
SIN
SIN
SOUT
SOUT
E445a
Q3
Q3
Q2
Q2
Q1
Q1
Q0
Q0
SIN
SIN
E445b
CLOCK
CLOCK
SERIAL
INPUT
DATA
PARALLEL OUTPUT DATA
800ps
1150ps
100ps
CLOCK
Tpd CLK
to SOUT
Figure 5. Cascaded 1:8 Converter Architecture
With a minimum delay of 800ps on this output the clock for
the lower order E445 cannot be delayed more than 800ps
relative to the clock of the first E445 without potentially
missing a bit of information. Because the setup time on the
serial input pin is negative coincident excursions on the data
and clock inputs of the E445 will result in correct operation.
Figure 6. Cascade Frequency Limitation
800ps
1150ps
CLOCK B
Tpd CLK
to SOUT
CLOCK A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC100E451FN | 6-BIT D REGISTER DIFFERENTIAL DATA AND CLOCK |
| MC10E451 | 0.345A, 2.7-5.5V Triple (2In/3Out) Hi-Side MOSFET, Fault Report, Act-High Enable 16-SOIC 0 to 85 |
| MC10E451FN | 0.345A, 2.7-5.5V Triple (2In/3Out) Hi-Side MOSFET, Fault Report, Act-High Enable 16-SOIC 0 to 85 |
| MC100E452FN | 5-BIT DIFFERENTIAL REGISTER |
| MC10E452 | 0.345A, 2.7-5.5V Triple (2In/3Out) Hi-Side MOSFET, Fault Report, Act-High Enable 16-SOIC 0 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC10E445FNG | 功能描述:計(jì)數(shù)器移位寄存器 5V ECL 4-Bit Serial to Parallell CNVRTR RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類(lèi)型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類(lèi)型: 輸入線(xiàn)路數(shù)量:1 輸出類(lèi)型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| MC10E445FNR2 | 功能描述:計(jì)數(shù)器移位寄存器 5V ECL 4-Bit Serial RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類(lèi)型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類(lèi)型: 輸入線(xiàn)路數(shù)量:1 輸出類(lèi)型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| MC10E445FNR2G | 功能描述:計(jì)數(shù)器移位寄存器 5V ECL 4-Bit Serial to Parallell CNVRTR RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類(lèi)型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類(lèi)型: 輸入線(xiàn)路數(shù)量:1 輸出類(lèi)型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| MC10E446FN | 功能描述:計(jì)數(shù)器移位寄存器 5V ECL 4-Bit Serial RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類(lèi)型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類(lèi)型: 輸入線(xiàn)路數(shù)量:1 輸出類(lèi)型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| MC10E446FNG | 功能描述:計(jì)數(shù)器移位寄存器 5V ECL 4-Bit Serial to Parallell CNVRTR RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類(lèi)型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類(lèi)型: 輸入線(xiàn)路數(shù)量:1 輸出類(lèi)型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。