- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45204 > MC100EP222TBR2 (MOTOROLA INC) 100E SERIES, LOW SKEW CLOCK DRIVER, 15 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC100EP222TBR2 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | 100E SERIES, LOW SKEW CLOCK DRIVER, 15 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 |
| 封裝： | EXPOSED PAD, PLASTIC, LQFP-52 |
| 文件頁(yè)數(shù)： | 1/9頁(yè) |
| 文件大?。?/td> | 135K |
| 代理商： | MC100EP222TBR2 |
7
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order Number: MC100EP222/D
Rev. 2, 09/2001
MOTOROLA ADVANCED CLOCK DRIVERS DEVICE DATA
647
Low Voltage ECL/PECL
1:15 Clock Driver
The MC100EP222 is a low voltage, low skew 1:15 differential
B1 and
B2 ECL/PECL clock distribution buffer. The MC100EP222 has been
designed and optimized for 2.5 V and 3.3 V systems. Target applications
for this clock driver are high performance clock distribution systems for
computer, networking and telecommunication systems.
Features:
15 differential ECL outputs (4 output banks)
2 selectable differential ECL inputs
Selectable 1:1 or 1:2 frequency outputs
Operates from a -2.5, -3.3 V (ECL) or 2.5, 3.3 V (PECL) power supply
Extended temperature operating range of -40 to +85 deg C
The MC100EP222 device characteristics allows low-skew clock dis-
tribution of differential and single-ended LVECL/LVPECL signals. Typical
applications for the MC100EP222 are primary clock distribution systems
on backplanes of high-performance computer, networking and telecom-
munication systems.
The MC100EP222 can be operated from a 3.3 V or 2.5 V positive
supply (PECL mode) without the requirement of a negative supply line.
Each of the four output banks of two, three, four and six differential clock
output pairs may be independently configured to distribute the input fre-
quency or
B2 of the input frequency. The FSELA, FSELB, FSELC,
FSELD and CLK_SEL are asychronous control inputs. Any changes of
the control inputs require a MR pulse for resynchronization of the the
B2
outputs. For the functionality of the MR control input, “Timing Diagram” on
page 648.
Each of the CLK0, CLK1 inputs can be used differential of single-ended. For single-ended signals, connect the bypassed VBB
output reference to the unused input of the pair.
The MC100EP222 guarantees low output-to-output skew of 40 (70) ps and device-to-device skew of max. 350 ps. To ensure
low skew clock signals in the application, both sides of any differential output pair need to be terminated identically, even if only
one side is used. When fewer than all fifteen pairs are used, identical termination of all output pairs on the same package side is
recommended. If no outputs on a side are used, it is recommended to leave all of these outputs open and unterminated. This will
maintain minimum output skew.
Rev 2
MC100EP222
LOW VOLTAGE 3.3 V/2.5 V
1:15 DIFFERENTIAL ECL/PECL
CLOCK DRIVER
TB SUFFIX
52–LEAD LQFP PACKAGE
EXPOSED PAD
CASE 1336
See Upgrade Product – MC100ES6222
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC100SX1451FI100 | 1 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, CQFP64 |
| MC12071P | MC12 SERIES, PRESCALER, PDIP14 |
| MC12439FNR2 | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| MC12439FNR2 | 800 MHz, OTHER CLOCK GENERATOR, PQCC28 |
| MC13211 | SPECIALTY MICROPROCESSOR CIRCUIT, PBGA71 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC100EP223 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Low-Voltage 1:22 Differential PECL/HSTL Clock Driver |
| MC100EP223TC | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Low-Voltage 1:22 Differential PECL/HSTL Clock Driver |
| MC100EP24D | 制造商:ON Semiconductor 功能描述: |
| MC100EP29 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3V / 5V ECL Dual Differential Data and Clock D Flip−Flop With Set and Reset |
| MC100EP29DT | 功能描述:觸發(fā)器 3.3V/5V ECL Dual RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。