- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9304 > MC100EP195BFAG (ON Semiconductor)IC DELAY LINE 1024TAP 32-LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | MC100EP195BFAG |
| 廠商： | ON Semiconductor |
| 文件頁數(shù)： | 6/17頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DELAY LINE 1024TAP 32-LQFP |
| 標(biāo)準(zhǔn)包裝： | 250 |
| 系列： | 100EP |
| 標(biāo)片/步級(jí)數(shù)： | 1024 |
| 功能： | 可編程 |
| 延遲到第一抽頭： | 2.5ns |
| 接頭增量： | 10ps |
| 可用的總延遲： | 2.2ns ~ 12.2ns |
| 獨(dú)立延遲數(shù)： | 1 |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-LQFP |
| 供應(yīng)商設(shè)備封裝： | 32-LQFP（7x7） |
| 包裝： | 托盤 |
| 其它名稱： | MC100EP195BFAG-ND MC100EP195BFAGOS |
MC100EP195B
http://onsemi.com
14
MultiChannel Deskewing
The most practical application for EP195B is in multiple
channel delay matching. Slight differences in impedance and
cable length can create large timing skews within a highspeed
system. To deskew multiple signal channels, each channel can
be sent through each EP195B as shown in Figure 7. One signal
channel can be used as reference and the other EP195Bs can
be used to adjust the delay to eliminate the timing skews.
Nearly any highspeed system can be finetuned (as small as
10 ps) to reduce the skew to extremely tight tolerances.
EP195B
IN
Q
IN
Q
#1
EP195B
IN
Q
IN
Q
#2
EP195B
IN
Q
IN
Q
#N
Digital
Data
Control
Logic
Figure 7. Multiple Channel Deskewing Diagram
Measure Unknown High Speed Device Delays
EP195Bs provide a possible solution to measure the
unknown delay of a device with a high degree of precision.
By combining two EP195Bs and EP31 as shown in Figure
8, the delay can be measured. The first EP195B can be set
to SETMIN and its output is used to drive the unknown delay
device, which in turn drives the input of a D flipflop of
EP31. The second EP195B is triggered along with the first
EP195B and its output provides a clock signal for EP31.
The programmed delay of the second EP195B is varied to
detect the output edge from the unknown delay device.
If the programmed delay through the second EP195B is too
long, the flipflop output will be at logic high. On the other
hand, if the programmed delay through the second EP195B is
too short, the flipflop output will be at a logic low. If the
programmed delay is correctly finetuned in the second
EP195B, the flipflop will bounce between logic high and
logic low. The digital code in the second EP195B can be
directly correlated into an accurate device delay.
EP195B
IN
Q
IN
Q
#1
EP195B
IN
Q
IN
Q
#2
Unknown Delay
Device
Control
Logic
D
CLK
Q
EP31
CLOCK
Figure 8. Multiple Channel Deskewing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5222BRZ10 | IC POT DGTL DUAL 128POS 14-SOIC |
| DS1100Z-35+ | IC DELAY LINE 5TAP 35NS 8-SOIC |
| VE-2WD-MW | CONVERTER MOD DC/DC 85V 100W |
| DS1100Z-60+ | IC DELAY LINE 5TAP 60NS 8-SOIC |
| DS1100Z-100+ | IC DELAY LINE 5TAP 100NS 8-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC100EP195BFAR2G | 功能描述:延遲線/計(jì)時(shí)元素 BBG ECL PROG DELAY RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| MC100EP195BMNG | 功能描述:延遲線/計(jì)時(shí)元素 PROGR DELAY CHIP RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| MC100EP195BMNR4G | 功能描述:延遲線/計(jì)時(shí)元素 PROGR DELAY CHIP RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| MC100EP195FA | 功能描述:延遲線/計(jì)時(shí)元素 3.3V/5V ECL RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| MC100EP195FAG | 功能描述:延遲線/計(jì)時(shí)元素 3.3V/5V ECL Programmable Delay RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。