參數(shù)資料
型號: MC100EP016AMNR4G
廠商: ON Semiconductor
文件頁數(shù): 2/13頁
文件大小: 0K
描述: IC UP COUNTER 8BIT BINARY 32-QFN
標準包裝: 1,000
系列: 100EP
邏輯類型: 二進制計數(shù)器
方向:
元件數(shù): 1
每個元件的位元數(shù): 8
復位: 異步
計時: 同步
計數(shù)速率: 1.4GHz
觸發(fā)器類型: 正,負
電源電壓: 3 V ~ 3.6 V
工作溫度: -40°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤
供應商設備封裝: 32-QFN(5x5)
包裝: 帶卷 (TR)
MC100EP016A
http://onsemi.com
10
APPLICATIONS INFORMATION (continued)
EP01
Q0 to Q7
P0 to P7
CLK
TC
PE
CE
Figure 7. 32‐Bit Cascaded EP016A Programmable Divider
LO
CLK
MSB
LSB
EP016
EP01
Q0 to Q7
P0 to P7
EP016
CLK
TC
PE
CE
CLK
TC
PE
CE
CLK
TC
PE
CE
CLK
Figure 7 shows a typical block diagram of a 32‐bit divider
chain. Once again to maximize the frequency of operation
EP01 OR gates were used. For lower frequency applications
a slower OR gate could replace the EP01. Note that for a
16‐bit divider the OR function feeding the PE (program
enable) input CANNOT be replaced by a wire OR tie as the
TC output of the least significant EP016A must also feed the
CE input of the most significant EP016A. If the two TC
outputs were OR tied the cascaded count operation would
not operate properly. Because in the cascaded form the PE
feedback is external and requires external gating, the
maximum frequency of operation will be significantly less
than the same operation in a single device.
Maximizing EP016A Count Frequency
The EP016A device produces 9 fast transitioning single
ended outputs, thus VCC noise can become significant in
situations where all of the outputs switch simultaneously in
the same direction. This VCC noise can negatively impact
the maximum frequency of operation of the device. Since
the device does not need to have the Q outputs terminated to
count properly, it is recommended that if the outputs are not
going to be used in the rest of the system they should be left
unterminated. In addition, if only a subset of the Q outputs
are used in the system only those outputs should be
terminated. Not terminating the unused outputs will not only
cut down the VCC noise generated but will also save in total
system power dissipation. Following these guidelines will
allow designers to either be more aggressive in their designs
or provide them with an extra margin to the published data
book specifications.
Figure 8. Typical Termination for Output Driver and Device Evaluation
(See Application Note AND8020/D - Termination of ECL Logic Devices.)
Driver
Device
Receiver
Device
QD
Q
D
Zo = 50 W
50
W
50
W
VTT
VTT = VCC - 2.0 V
相關PDF資料
PDF描述
SQM48T20012-NBBT DC/DC EIGHTH BRICK
MC10EP016FAR2G IC COUNTER 8BIT SYNC ECL 32LQFP
SQM48T20012-PDB0 DC/DC EIGHTH BRICK
MC100EP016AFAR2G IC COUNTER 8BIT SYNC ECL 32LQFP
MC10E137FNG IC RIPPLE COUNTER 8BIT HS 28PLCC
相關代理商/技術參數(shù)
參數(shù)描述
MC100EP016FA 功能描述:IC COUNTER 8BIT SYNC ECL 32LQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 -計數(shù)器,除法器 系列:100EP 產(chǎn)品變化通告:1Q2012 Discontinuation 30/Mar/2012 標準包裝:2,500 系列:74HC 邏輯類型:二進制計數(shù)器 方向:上 元件數(shù):1 每個元件的位元數(shù):12 復位:異步 計時:- 計數(shù)速率:50MHz 觸發(fā)器類型:負邊沿 電源電壓:2 V ~ 6 V 工作溫度:-55°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR)
MC100EP016FAG 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3V / 5V ECL 8−Bit Synchronous Binary Up Counter
MC100EP016FAR2 功能描述:IC COUNTER 8BIT SYNC ECL 32LQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 -計數(shù)器,除法器 系列:100EP 產(chǎn)品變化通告:1Q2012 Discontinuation 30/Mar/2012 標準包裝:2,500 系列:74HC 邏輯類型:二進制計數(shù)器 方向:上 元件數(shù):1 每個元件的位元數(shù):12 復位:異步 計時:- 計數(shù)速率:50MHz 觸發(fā)器類型:負邊沿 電源電壓:2 V ~ 6 V 工作溫度:-55°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR)
MC100EP016FAR2G 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3V / 5V ECL 8−Bit Synchronous Binary Up Counter
MC100EP01D 功能描述:邏輯門 3.3V/5V ECL 4-Input RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量(輸入/輸出):2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel