- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377948 > MBM29LV008TA-70PTN (FUJITSU LTD) 8M (1M X 8) BIT PDF資料下載
參數(shù)資料
| 型號： | MBM29LV008TA-70PTN |
| 廠商： | FUJITSU LTD |
| 元件分類： | DRAM |
| 英文描述： | 8M (1M X 8) BIT |
| 中文描述： | 1M X 8 FLASH 3V PROM, 70 ns, PDSO40 |
| 封裝： | PLASTIC, TSOP1-40 |
| 文件頁數(shù)： | 24/51頁 |
| 文件大小： | 439K |
| 代理商： | MBM29LV008TA-70PTN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
MBM29LV008TA
-70/-90/-12
/MBM29LV008BA
-70/-90/-12
24
Data Protection
The MBM29LV008TA/BA are designed to offer protection against accidental erasure or programming caused by
spurious system level signals that may exist during power transitions. During power up the devices automatically
reset the internal state machine in the Read mode. Also, with its control register architecture, alteration of the
memory contents only occurs after successful completion of specific multi-bus cycle command sequences.
The devices also incorporate several features to prevent inadvertent write cycles resulting form V
CC
power-up
and power-down transitions or system noise.
Low V
CC
Write Inhibit
To avoid initiation of a write cycle during V
CC
power-up and power-down, a write cycle is locked out for V
CC
less
than 2.3 V (typically 2.4 V). If V
CC
< V
LKO
, the command register is disabled and all internal program/erase circuits
are disabled. Under this condition the device will reset to the read mode. Subsequent writes will be ignored until
the V
CC
level is greater than V
LKO
. It is the users responsibility to ensure that the control pins are logically correct
to prevent unintentional writes when V
CC
is above 2.3 V.
If Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector(s) cannot be used.
Write Pulse “Glitch” Protection
Noise pulses of less than 5 ns (typical) on OE, CE, or WE will not initiate a write cycle.
Logical Inhibit
Writing is inhibited by holding any one of OE = V
IL
, CE = V
IH
, or WE = V
IH
. To initiate a write cycle CE and WE
must be a logical zero while OE is a logical one.
Power-Up Write Inhibit
Power-up of the devices with WE = CE = V
IL
and OE = V
IH
will not accept commands on the rising edge of write
pulse. The internal state machine is automatically reset to the read mode on power-up.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MBM29LV008TA-70PTR | 8M (1M X 8) BIT |
| MBM29LV008TA-90 | 8M (1M X 8) BIT |
| MBM29LV008TA-90PTN | 8M (1M X 8) BIT |
| MBM29LV008TA-90PTR | 8M (1M X 8) BIT |
| MBM29LV008TA | 8M (1M X 8) BIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MBM29LV008TA-70PTR | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M X 8) BIT |
| MBM29LV008TA-90 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M X 8) BIT |
| MBM29LV008TA-90PTN | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:FLASH MEMORY CMOS 8M (1M X 8) BIT |
| MBM29LV008TA90PTNR | 制造商:FUJI 功能描述:* |
| MBM29LV008TA-90PTR | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M X 8) BIT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。