- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45197 > MB95F394KPMC-G-SNE2 (FUJITSU LTD) 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PQFP48 PDF資料下載
參數(shù)資料
| 型號： | MB95F394KPMC-G-SNE2 |
| 廠商： | FUJITSU LTD |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PQFP48 |
| 封裝： | 7 X 7 MM, 0.50 MM PITCH, 1.70 MM HEIGHT, PLASTIC, LQFP-48 |
| 文件頁數(shù)： | 44/60頁 |
| 文件大?。?/td> | 3064K |
| 代理商： | MB95F394KPMC-G-SNE2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當(dāng)前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
MB95390H Series
DS07–12632–1E
49
(Continued)
(VCC = 5.0 V
±10%, AVSS = VSS = 0.0 V, TA = 40°C to +85°C)
*1: R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.
m represents the CS4 bit and CS3 bit (bit4 and bit3) in the I2C clock control register (ICCR0).
n represents the CS2 bit to CS0 bit (bit2 to bit0) in the I2C clock control register (ICCR0).
The actual timing of I2C is determined by the values of m and n set by the machine clock (tMCLK) and the
CS4 to CS0 bits in the ICCR0 register.
Standard-mode:
m and n can be set to values in the following range: 0.9 MHz < tMCLK (machine clock) < 10 MHz.
The usable frequencies of the machine clock are determined by the settings of m and n as shown below.
(m, n) = (1, 8)
: 0.9 MHz < tMCLK
≤ 1 MHz
(m, n) = (1, 22), (5, 4), (6, 4), (7, 4), (8, 4)
: 0.9 MHz < tMCLK
≤ 2 MHz
(m, n) = (1, 38), (5, 8), (6, 8), (7, 8), (8, 8)
: 0.9 MHz < tMCLK
≤ 4 MHz
(m, n) = (1, 98)
: 0.9 MHz < tMCLK
≤ 10 MHz
Fast-mode:
m and n can be set to values in the following range: 3.3 MHz < tMCLK (machine clock) < 10 MHz.
The usable frequencies of the machine clock are determined by the settings of m and n as shown below.
(m, n) = (1, 8)
: 3.3 MHz < tMCLK
≤ 4 MHz
(m, n) = (1, 22), (5, 4)
: 3.3 MHz < tMCLK
≤ 8 MHz
(m, n) = (6, 4)
: 3.3 MHz < tMCLK
≤ 10 MHz
Parameter
Sym-
bol
Pin
name
Condition
Value*2
Unit
Remarks
Min
Max
SCL clock “L” width
tLOW
SCL
R = 1.7 k
Ω,
C = 50 pF*1
4 tMCLK
20
—
ns
At reception
SCL clock “H” width
tHIGH
SCL
4 tMCLK
20
—
ns
At reception
START condition
detection
tHD;STA
SCL,
SDA
2 tMCLK
20
—ns
Not detected when
1 tMCLK is used at
reception
STOP condition
detection
tSU;STO
SCL,
SDA
2 tMCLK
20
—ns
Not detected when
1 tMCLK is used at
reception
RESTART condition
detection condition
tSU;STA
SCL,
SDA
2 tMCLK
20
—ns
Not detected when
1 tMCLK is used at
reception
Bus free time
tBUF
SCL,
SDA
2 tMCLK
20
—
ns
At reception
Data hold time
tHD;DAT
SCL,
SDA
2 tMCLK
20
—ns
At slave
transmission mode
Data setup time
tSU;DAT
SCL,
SDA
tLOW
3 tMCLK 20
—ns
At slave
transmission mode
Data hold time
tHD;DAT
SCL,
SDA
0
—
ns
At reception
Data setup time
tSU;DAT
SCL,
SDA
tMCLK
20
—
ns
At reception
SDA
↓ → SCL↑
(at wakeup function)
tWAKEUP
SCL,
SDA
Oscillation
stabilization wait
time
+2 tMCLK 20
—ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB95F398KWQN-G-SNE1 | 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PQCC48 |
| MB95F394HPMC-G-SNE2 | 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PQFP48 |
| MB95F396KPMC-G-SNE2 | 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PQFP48 |
| MB95F418KPMC-G-SNE2 | MICROCONTROLLER, PQFP80 |
| MB95F474HPMC1-G-SNE2 | MICROCONTROLLER, PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB95F394KWQN-G-SNE1 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Microcontrollers |
| MB95F394KWQN-G-SNERE1 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Microcontrollers |
| MB95F396H | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Microcontrollers |
| MB95F396HPMC1-G-SNE2 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Microcontrollers |
| MB95F396HPMC-G-SNE2 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Microcontrollers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。