- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377934 > MB95F134MBW (Fujitsu Limited) 8-BIT SINGLE CHIP MICROCONTROLLERS PDF資料下載
參數(shù)資料
| 型號： | MB95F134MBW |
| 廠商： | Fujitsu Limited |
| 元件分類： | 8位微控制器 |
| 英文描述： | 8-BIT SINGLE CHIP MICROCONTROLLERS |
| 中文描述： | 8位單晶片微控制器 |
| 文件頁數(shù)： | 21/64頁 |
| 文件大?。?/td> | 795K |
| 代理商： | MB95F134MBW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
MB95130MB Series
21
The RP indicates the address of the register bank currently being used. The relationship between the content
of RP and the real address conforms to the conversion rule illustrated below:
Rule for Conversion of Actual Addresses in the General-purpose Register Area
The DP specifies the area for mapping instructions (16 different types of instructions such as MOV A and dir)
using direct addresses to 0080
H
to 00FF
H
.
Direct bank pointer (DP2 to DP0)
Specified address area
XXX
B
(no effect to mapping)
0000
H
to 007F
H
000
B
(initial value)
001
B
010
B
011
B
100
B
101
B
110
B
111
B
The CCR consists of the bits indicating arithmetic operation results or transfer data content and the bits that
control CPU operations at interrupt.
Mapping area
0000
H
to 007F
H
(without mapping)
0080
H
to 00FF
H
(without mapping)
0100
H
to 017F
H
0180
H
to 01FF
H
0200
H
to 027F
H
0280
H
to 02FF
H
0300
H
to 037F
H
0380
H
to 03FF
H
0400
H
to 047F
H
0080
H
to 00FF
H
H flag
: Set to “1” when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation.
Cleared to “0” otherwise. This flag is for decimal adjustment instructions.
: Interrupt is enabled when this flag is set to “1”. Interrupt is disabled when this flag is set to “0”.
The flag is cleared to “0” when reset.
IL1, IL0 : Indicates the level of the interrupt currently enabled. Processes an interrupt only if its request level
is higher than the value indicated by these bits.
I flag
IL1
0
0
1
IL0
0
1
0
Interrupt level
0
1
2
Priority
High
Low (no interruption)
1
1
3
N flag
:
Set to “1” if the MSB is set to “1” as the result of an arithmetic operation. Cleared to “0” when the
bit is set to “0”.
:
Set to “1” when an arithmetic operation results in “0”. Cleared to “0” otherwise.
:
Set to “1” if the complement on 2 overflows as a result of an arithmetic operation. Cleared to “0”
otherwise.
:
Set to “1” when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared
to “0” otherwise. Set to the shift-out value in the case of a shift instruction.
Z flag
V flag
C flag
Generated address
RP upper
OP code lower
“0”
“0”
“0”
“0”
“0”
“0”
“0”
“1”
R4
R3
R2
R1
R0
b2
b1
b0
A7
A6
A5
A4
A3
A2
A1
A0
A15
A14 A13 A12 A11 A10
A9
A8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB95F134NBS | 8-BIT SINGLE CHIP MICROCONTROLLERS |
| MB95F134NBW | 8-BIT SINGLE CHIP MICROCONTROLLERS |
| MB98A51221 | PCMCIA and JEIDA-Compliant 68-pin Two-piece Mask ROM card(PCMCIA和JEIDA兼容68引腳32M掩膜 ROM卡（2個）) |
| MB98A51321 | PCMCIA and JEIDA-Compliant 68-pin Two-piece Mask ROM card(PCMCIA和JEIDA兼容68引腳64M 掩膜 ROM卡（2個）) |
| MB98A51421 | PCMCIA and JEIDA-Compliant 68-pin Two-piece Mask ROM card(PCMCIA和JEIDA兼容68引腳128M 掩膜 ROM卡（2個）) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB95F134MBWPF | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Microcontrollers |
| MB95F134MBWPFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Microcontrollers |
| MB95F134MS | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontrollers |
| MB95F134MW | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontrollers |
| MB95F134NBS | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Microcontrollers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。