參數(shù)資料
型號(hào): MB95F124NB
廠商: Fujitsu Limited
元件分類: 8位微控制器
英文描述: 8-BIT SINGLE CHIP MICROCONTROLLERS
中文描述: 8位單晶片微控制器
文件頁(yè)數(shù): 24/80頁(yè)
文件大?。?/td> 1488K
代理商: MB95F124NB
MB95120MB Series
24
The RP indicates the address of the register bank currently being used. The relationship between the content
of RP and the real address conforms to the conversion rule illustrated below:
Rule for Conversion of Actual Addresses in the General-purpose Register Area
The DP specifies the area for mapping instructions (16 different instructions such as MOV A, dir) using direct
addresses to 0080
H
to 00FF
H
.
Direct bank pointer (DP2 to DP0)
Specified address area
XXX
B
(no effect to mapping)
0000
H
to 007F
H
000
B
(initial value)
001
B
010
B
011
B
100
B
101
B
110
B
111
B
The CCR consists of the bits indicating arithmetic operation results or transfer data contents and the bits that
control CPU operations at interrupt.
Mapping area
0000
H
to 007F
H
(without mapping)
0080
H
to 00FF
H
(without mapping)
0100
H
to 017F
H
0180
H
to 01FF
H
0200
H
to 027F
H
0280
H
to 02FF
H
0300
H
to 037F
H
0380
H
to 03FF
H
0400
H
to 047F
H
0080
H
to 00FF
H
H flag
: Set to “1” when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation.
Cleared to “0” otherwise. This flag is for decimal adjustment instructions.
: Interrupt is enabled when this flag is set to “1”. Interrupt is disabled when this flag is set to “0”.
The flag is cleared to “0” when reset.
IL1, IL0 : Indicates the level of the interrupt currently enabled. Processes an interrupt only if its request level
is higher than the value indicated by these bits.
I flag
IL1
0
0
1
1
IL0
0
1
0
1
Interrupt level
0
1
2
3
Priority
High
Low (no interruption)
N flag
:
Set to “1” if the MSB is set to “1” as the result of an arithmetic operation. Cleared to “0” when the
bit is set to “0”.
:
Set to “1” when an arithmetic operation results in “0”. Cleared to “0” otherwise.
:
Set to “1” if the complement on 2 overflows as a result of an arithmetic operation. Cleared to “0”
otherwise.
:
Set to “1” when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared
to “0” otherwise. Set to the shift-out value in the case of a shift instruction.
Z flag
V flag
C flag
Generated address
RP upper
OP code lower
"0"
"0"
"0"
"0"
"0"
"0"
"0"
"1"
R4
R
3
R2
R1
R0
b
2
b
1
b
0
A7
A6
A5
A4
A
3
A2
A1
A0
A15
A14 A1
3
A12 A11 A10
A9
A
8
相關(guān)PDF資料
PDF描述
MB95128MB 8-BIT SINGLE CHIP MICROCONTROLLERS
MB95F128JB 8-BIT SINGLE CHIP MICROCONTROLLERS
MB95F128MB 8-BIT SINGLE CHIP MICROCONTROLLERS
MB95F128NB 8-BIT SINGLE CHIP MICROCONTROLLERS
MB95F126MB 8-BIT SINGLE CHIP MICROCONTROLLERS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB95F124NBPF 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Microcontrollers
MB95F124NBPMC 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Microcontrollers
MB95F126JB 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Microcontrollers
MB95F126JBPF 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Microcontrollers
MB95F126JBPF-GE1 制造商:FUJITSU 功能描述: 制造商:FUJITSU 功能描述:8BIT MCU 32K FLASH 1K RAM QFP100 制造商:FUJITSU 功能描述:8BIT MCU, 32K FLASH, 1K RAM, QFP100