參數(shù)資料
型號: MB91F267NAPMC-GSE1
廠商: Fujitsu Semiconductor America Inc
文件頁數(shù): 37/53頁
文件大小: 0K
描述: IC MCU FLASH 128KB FLASH 64LQFP
標準包裝: 1
系列: FR MB91265A
核心處理器: FR60Lite RISC
芯體尺寸: 32-位
速度: 33MHz
連通性: CAN,UART/USART
外圍設(shè)備: DMA,WDT
輸入/輸出數(shù): 49
程序存儲器容量: 128KB(128K x 8)
程序存儲器類型: 閃存
RAM 容量: 4K x 8
電壓 - 電源 (Vcc/Vdd): 4 V ~ 5.5 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 11x8/10b
振蕩器型: 外部
工作溫度: -40°C ~ 105°C
封裝/外殼: 64-LQFP
包裝: 托盤
配用: 865-1102-ND - BOARD EVAL RS232 100QFP
其它名稱: 865-1091
45
8183F–AVR–06/12
ATtiny24A/44A/84A
the next time-out will generate a reset. To avoid the Watchdog Reset, WDIE must be set after
each interrupt.
Bit 4 – WDCE: Watchdog Change Enable
This bit must be set when the WDE bit is written to logic zero. Otherwise, the Watchdog will not
be disabled. Once written to one, hardware will clear this bit after four clock cycles. See the
description of the WDE bit for a Watchdog disable procedure. This bit must also be set when
Bit 3 – WDE: Watchdog Enable
When the WDE is written to logic one, the Watchdog Timer is enabled, and if the WDE is written
to logic zero, the Watchdog Timer function is disabled. WDE can only be cleared if the WDCE bit
has logic level one. To disable an enabled Watchdog Timer, the following procedure must be
followed:
1.
In the same operation, write a logic one to WDCE and WDE. A logic one must be writ-
ten to WDE even though it is set to one before the disable operation starts.
2.
Within the next four clock cycles, write a logic 0 to WDE. This disables the Watchdog.
In safety level 2, it is not possible to disable the Watchdog Timer, even with the algorithm
In safety level 1, WDE is overridden by WDRF in MCUSR. See “MCUSR – MCU Status Regis-
ter” on page 44 for description of WDRF. This means that WDE is always set when WDRF is set.
To clear WDE, WDRF must be cleared before disabling the Watchdog with the procedure
described above. This feature ensures multiple resets during conditions causing failure, and a
safe start-up after the failure.
Note:
If the watchdog timer is not going to be used in the application, it is important to go through a
watchdog disable procedure in the initialization of the device. If the Watchdog is accidentally
enabled, for example by a runaway pointer or brown-out condition, the device will be reset, which
in turn will lead to a new watchdog reset. To avoid this situation, the application software should
always clear the WDRF flag and the WDE control bit in the initialization routine.
Table 8-2.
Watchdog Timer Configuration
WDE
WDIE
Watchdog Timer State
Action on Time-out
0
Stopped
None
0
1
Running
Interrupt
1
0
Running
Reset
1
Running
Interrupt
相關(guān)PDF資料
PDF描述
MB91F478PMC1-GE1 IC MCU 384KB FLASH 144LFQFP
MB91F662PMC-GE1 IC MCU 512KB FLASH FR80 120-LQFP
MB95F108AJWPMC-GE1 IC MCU 60K FLASH 64-LQFP
MB95F118JWPMC-GE1 IC MCU 60K FLASH 2KB RAM 52LQFP
MB95F128DPMC-GE1 IC MCU FLASH 60K ROM 100LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB91F267NPMC-G 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontroller
MB91F267NPMC-GE1 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontroller
MB91F267NPMC-GS 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontroller
MB91F267NPMC-GSE1 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Proprietary Microcontroller
MB91F267NPMCR-GE1 制造商:FUJITSU 功能描述: 制造商:FUJITSU 功能描述:MCU 32BIT FR 128K FLASH 64LQFP 制造商:FUJITSU 功能描述:MCU, 32BIT, FR, 128K FLASH, 64LQFP 制造商:FUJITSU 功能描述:MCU, 32BIT, FR, 128K FLASH, 64LQFP, Controller Family/Series:FR60, Core Size:32b 制造商:FUJITSU 功能描述:IC, 32BIT MCU, FR60, 33MHZ, LQFP-64, Controller Family/Series:FR60, Core Size:32bit, No. of I/O's:48, Supply Voltage Min:4V, Supply Voltage Max:5.5V, Digital IC Case Style:LQFP, No. of Pins:64, Program Memory Size:128KB, MSL:- , RoHS Compliant: Yes