- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377933 > MB91233L (Fujitsu Limited) 32-bit Microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | MB91233L |
| 廠商： | Fujitsu Limited |
| 英文描述： | 32-bit Microcontroller |
| 中文描述： | 32位微控制器 |
| 文件頁(yè)數(shù)： | 15/66頁(yè) |
| 文件大?。?/td> | 861K |
| 代理商： | MB91233L |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)
MB91230 Series
15
(Continued)
Pin no.
Pin name
Circuit type
Description
LQFP
FLGA
109
A6
INT2
A
External interrupt input.
This function is valid when corresponding bit of DDR1
register is set to input.
P12
General purpose input/output port.
This function is always valid.
110
B5
INT3
A
External interrupt input.
This function is valid when corresponding bit of DDR1
register is set to input.
P13
General purpose input/output port.
This function is always valid.
111
D5
INT4
A
External interrupt input.
This function is valid when corresponding bit of DDR1
register is set to input.
P14
General purpose input/output port.
This function is always valid.
112
B4
INT5
A
External interrupt input.
This function is valid when corresponding bit of DDR1
register is set to input.
P15
General purpose input/output port.
This function is always valid.
113
C5
INT6
A
External interrupt input.
This function is valid when corresponding bit of DDR1
register is set to input.
P16
General purpose input/output port.
This function is always valid.
114
A4
INT7
A
External interrupt input.
This function is valid when corresponding bit of DDR1
register is set to input.
P17
General purpose input/output port.
This function is always valid.
115
B3
CKI0
D
External clock input pin for free-run timer 0.
This function is enabled when corresponding bit of PFR2
register is set to port function and corresponding bit of
DDR2 register is set to input.
OP0
Output compare 0 output pin.
This function is valid when corresponding bit of PFR2
register is set to peripheral function.
P20
General purpose input/output port.
This function is valid when corresponding bit of PFR2
register is set to port function.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB91233LLGA-GXXX-BNDE1 | 32-bit Microcontroller |
| MB91233LPFF-G-XXX-BNDE1 | 32-bit Microcontroller |
| MB91V230CR-ES | 32-bit Microcontroller |
| MB91F233LPFF-GE1 | 32-bit Microcontroller |
| MB91F233PFF-GE1 | 32-bit Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB91233LLGA-GXXX-BNDE1 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Microcontroller |
| MB91233LPFF-G-XXX-BNDE1 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Microcontroller |
| MB91243PFV-GS-102-BNDE1 | 制造商:FUJITSU 功能描述:ELECTRONIC COMPONENT |
| MB91245 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Microcontroller |
| MB91245_07 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32-bit Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。