![](http://datasheet.mmic.net.cn/330000/MB90F549_datasheet_16437915/MB90F549_26.png)
MB90540/545 Series
26
I
CAN CONTROLLER
The MB90540 series contains two CAN controllers (CAN0 and CAN1), the MB90545 series contains only one
(CAN0). The Evaluation Chip MB90V540 also has two CAN controllers.
The CAN controller has the following features:
Conforms to CAN Specification Version 2.0 Part A and B
- Supports transmission/reception in standard frame and extended frame formats
Supports transmission of data frames by receiving remote frames
16 transmitting/receiving message buffers
- 29-bit ID and 8-byte data
- Multi-level message buffer configuration
Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message
buffer as 1D acceptance mask
- Two acceptance mask registers in either standard frame format or extended frame formats
Bit rate programmable from 10 Kbit/s to 1 Mbit/s (when input clock is at 16 MHz)
List of Control Registers
Address
Register
Abbreviation
Access
Initial Value
CAN0
CAN1
000070
H
000080
H
Message buffer valid register
BVALR
R/W
00000000 00000000
B
000071
H
000081
H
000072
H
000082
H
Transmit request register
TREQR
R/W
00000000 00000000
B
000073
H
000083
H
000074
H
000084
H
Transmit cancel register
TCANR
W
00000000 00000000
B
000075
H
000085
H
000076
H
000086
H
Transmit complete register
TCR
R/W
00000000 00000000
B
000077
H
000087
H
000078
H
000088
H
Receive complete register
RCR
R/W
00000000 00000000
B
000079
H
000089
H
00007A
H
00008A
H
Remote request receiving register
RRTRR
R/W
00000000 00000000
B
00007B
H
00008B
H
00007C
H
00008C
H
Receive overrun register
ROVRR
R/W
00000000 00000000
B
00007D
H
00008D
H
00007E
H
00008E
H
Receive interrupt enable register
RIER
R/W
00000000 00000000
B
00007F
H
00008F
H