- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45188 > MB90T673PFV 16-BIT, 16 MHz, MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號： | MB90T673PFV |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, 16 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | PLASTIC, LQFP-80 |
| 文件頁數(shù)： | 42/106頁 |
| 文件大?。?/td> | 1648K |
| 代理商： | MB90T673PFV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
MB90670/675 Series
40
(2) N-ch Open-drain Port
Port 5 and port 9 are general-purpose I/O ports having a combined function as resource input/output. Each pin
can be switched between resource and port bitwise.
Only MB90675 series has port 9.
Operation as output port
When a data is written into the PDR register, the data is latched to the output latch of PDR. When the output
latch value is set to “0”, the output transistor is turned on and the pin status is put into an “L” level output, while
writing “1” turns off the transistor and put the pin in a high-impedance status.
If the output pin is pulled-up, setting output latch value to “1” puts the pin in the pull-up status.
Reading the PDR register returns the pin value (same as the output latch value in the PDR).
Note: Execution of a read-modify-write instruction (e.g. bit set instruction) reads out the output latch value
rather than the pin value, leaving output latch that is not manipulated unchanged.
Operation as input port
Setting corresponding bit of the PDR register to “1” turns off the output transistor and the pin is put into a high-
impedance status.
Reading the PDR register returns the pin level (“0” or “1”).
Block diagram of port 5
Internal
data
bus
ADER (analog input enable register)
PDR (port data register)
ADER read
ADER write
ADER latch
PDR write
PDR read
Output latch
Standby control: Stop, timebase timer mode and SPL=1, or hardware standby mode
Standby control (SPL=1)
To analog input
Pin
Output trigger
RMW
(read-modify-write
instruction)
Block diagram of port 9
Internal
data
bus
To resource input
PDR write
PDR read
Output latch
PDR (port data register)
From resource output
Output
trigger
Standby control: Stop, timebase timer mode and SPL=1, or hardware standby mode
Pin
RMW
(read-modify-
write instruc-
tion)
Standby control
(SPL=1)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB90P673PFV | 16-BIT, OTPROM, 16 MHz, MICROCONTROLLER, PQFP80 |
| MB90P673PF | 16-BIT, OTPROM, 16 MHz, MICROCONTROLLER, PQFP80 |
| MB90802SPF-G | 16-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP100 |
| MB90822BPMC | 16-BIT, MROM, 4 MHz, MICROCONTROLLER, PQFP80 |
| MB90F828BPMC1 | 16-BIT, FLASH, 4 MHz, MICROCONTROLLER, PQFP80 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB90V340A-102CR | 制造商:FUJITSU 功能描述: |
| MB-910 | 制造商:Circuit Test 功能描述:BREADBOARD WIRING KIT - 350 PCS |
| MB9100100 | 制造商:COM/DUO 功能描述:FAN 4-6WKS |
| MB9100-100 | 制造商:COM/DUO 功能描述:FAN 4-6WKS |
| MB91101 | 制造商:Panasonic Industrial Company 功能描述:IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。