![](http://datasheet.mmic.net.cn/330000/MB90F823APFV_datasheet_16438045/MB90F823APFV_73.png)
MB90820 Series
73
14. ROM Correction Function
When the corresponding address matches the value set in the address detection register, the instruction code
to be loaded into the CPU is forced to be replaced with the INT9 instruction code (01
H
). When executing a set
instruction, the CPU executes the INT9 instruction. The address detection function is implemented by processing
using the INT9 instruction routine.
The device contains two address detection registers, each provided with a compare enable bit. When the value
set in the address detection register matches an address and the interrupt enable bit is “1”, the instruction code
to be loaded into the CPU is forced to be replaced with the INT9 instruction code.
(1) Register configuration
(Continued)
Address: 00009E
H
7
6
5
4
3
2
1
0
PACSR
Bit
R/W
0
R/W
0
R/W
0
R/W
0
Initial value
Read/write
Program Address Detection Control Status Register
AD1E
AD1D
AD0E
AD0D
X
X
X
X
Address: 001FF2
H
7
6
5
4
3
2
1
0
Program Address Detection Register 0 (Upper Byte)
PADRH0
Bit
R/W
X
R/W
X
R/W
X
R/W
X
R/W
X
R/W
X
R/W
X
R/W
X
Initial value
Read/write
15
14
13
12
11
10
9
8
R/W
X
Address: 001FF1
H
R/W
X
R/W
X
R/W
X
R/W
X
R/W
X
R/W
X
R/W
X
Address: 001FF0
H
7
6
5
4
3
2
1
0
PADRM0
PADRL0
Initial value
Read/write
Bit
R/W
X
R/W
X
R/W
X
R/W
X
R/W
X
R/W
X
R/W
X
R/W
X
Initial value
Read/write
Bit
Program Address Detection Register 0 (Middle Byte)
Program Address Detection Register 0 (Lower Byte)
15
14
13
12
11
10
9
8
R/W
X
Address: 001FF5
H
R/W
X
R/W
X
R/W
X
R/W
X
R/W
X
R/W
X
R/W
X
PADRH1
Initial value
Read/write
Bit
Program Address Detection Register 1 (Upper Byte)