參數(shù)資料
型號(hào): MB90F387PMT
廠商: FUJITSU LTD
元件分類: 微控制器/微處理器
英文描述: 16-bit Proprietary Microcontroller CMOS
中文描述: 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP48
封裝: 7 X 7 MM, 1.70 MM HEIGHT, 0.50 MM PITCH, PLASTIC, QFP-48
文件頁(yè)數(shù): 54/82頁(yè)
文件大?。?/td> 359K
代理商: MB90F387PMT
MB90385 Series
54
13. Address Matching Detection Function Outline
The address matching detection function checks if an address of an instruction to be processed next to a currently-
processed instruction is identical with an address specified in the detection address register. If the addresses
match with each other, an instruction to be processed next in program is forcibly replaced with INT9 instruction,
and process branches to the interrupt process program. Using INT9 interrupt, this function is available for
correcting program by batch processing.
Address matching detection function outline
An address of an instruction to be processed next to a currently-processed instruction of the program is always
retained in an address latch via internal data bus. By the address matching detection function, the address
value retained in the address latch is always compared with an address specified in detection address setting
register. If the compared address values match with each other, an instruction to be processed next by CPU
is forcibly replaced with INT9 instruction, and an interrupt process program is executed.
Two detection address setting registers are provided (PADR0 and PADR1), and each register is provided with
interrupt permission bit. Generation of interrupt, which is caused by address matching between the address
retained in address latch and the address specified in address setting register, is permitted and prohibited on
a register-by-register basis.
Address matching detection function block diagram
Address latch
Retains address value output to internal data bus.
Address detection control register (PACSR)
Specifies if interrupt is permitted or prohibited when addresses match with each other.
Detection address setting (PADR0, PADR1)
Specifies addresses to be compared with values in address latch.
PADR0
24bit
AD1E
AD0E
PACSR
PADR1
24bit
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Address latch
Detection address setting register 0
Detection address setting register 1
INT9 instruction
(generate INT9 interrupt)
Address detection control register (PACSR)
Reserved: Be sure to set to “0.”
I
C
相關(guān)PDF資料
PDF描述
MB90F387S 16-bit Proprietary Microcontroller CMOS
MB90F387SPMT 16-bit Proprietary Microcontroller CMOS
MB90F385 16-bit Proprietary Microcontroller
MB90F394HAPMT 16-bit Proprietary Microcontroller
MB90F394H 16-bit Proprietary Microcontroller CMOS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB90F387PMT-GSE1 功能描述:IC MCU FLASH 64K ROM 48LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:F²MC MB90385 產(chǎn)品培訓(xùn)模塊:MCU Product Line Introduction XMEGA Introduction AVR XMEGA USB Connectivity 標(biāo)準(zhǔn)包裝:90 系列:AVR® XMEGA 核心處理器:AVR 芯體尺寸:8/16-位 速度:32MHz 連通性:I²C,IrDA,SPI,UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位,DMA,POR,PWM,WDT 輸入/輸出數(shù):50 程序存儲(chǔ)器容量:192KB(96K x 16) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:4K x 8 RAM 容量:16K x 8 電壓 - 電源 (Vcc/Vdd):1.6 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 16x12b; D/A 2x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:64-TQFP 包裝:托盤 配用:ATSTK600-RC14-ND - STK600 SOCKET/ADAPTER 64TQFPATSTK600-TQFP64-ND - STK600 SOCKET/ADAPTER 64-TQFPATAVRONEKIT-ND - KIT AVR/AVR32 DEBUGGER/PROGRMMRATAVRISP2-ND - PROGRAMMER AVR IN SYSTEM
MB90F387SPMCR-GE1 制造商:FUJITSU 功能描述:
MB90F387SPMCR-G-JNE1 制造商:FUJITSU 功能描述:
MB90F387SPMCRGSE1 制造商:FUJITSU 功能描述:Pb Free
MB90F387SPMCR-GSE1 制造商:FUJITSU 功能描述:MCU 16BIT 16LX 64K FLASH 48LQFP 制造商:FUJITSU 功能描述:MCU, 16BIT, 16LX, 64K FLASH, 48LQFP