![](http://datasheet.mmic.net.cn/330000/MB90F351TE_datasheet_16437797/MB90F351TE_9.png)
MB90350E Series
9
■
PRODUCT LINEUP 2 (With Clock supervisor function)
Flash memory products
Part Number
MB90F356E,
MB90F357E
(Continued)
Parameter
Type
CPU
MB90F356TE,
MB90F357TE
MB90F356ES,
MB90F357ES
MB90F356TES,
MB90F357TES
Flash memory products
F
2
MC-16LX CPU
System clock
On-chip PLL clock multiplier (
×
1,
×
2,
×
3,
×
4,
×
6, 1/2 when PLL stops)
Minimum instruction execution time : 42 ns (oscillation clock 4 MHz, PLL
×
6)
Dual operation flash memory
64 Kbytes : MB90F356E(S), MB90F356TE(S)
128 Kbytes :MB90F357E(S), MB90F357TE(S)
ROM
RAM
Emulator-specific
power supply*
1
4 Kbytes
Sub clock pin
(X0A, X1A)
Yes
No
(internal CR oscillation can be used as
sub clock)
Clock supervisor
Low voltage/CPU
operation detection
reset
Yes
No
Yes
No
Yes
Operating
voltage range
3.5 V to 5.5 V : at normal operating (not using A/D converter)
3.5 V to 5.5 V : at using A/D converter/Flash programming
3.5 V to 5.5 V : at using external bus
Operating
temperature range
Package
40
°
C to
+
125
°
C
LQFP-64
2 channels
UART
Wide range of baud rate settings using a dedicated reload timer
Special synchronous options for adapting to different synchronous serial protocols
LIN functionality working either as master or slave LIN device
1 channel
15 channels
10-bit or 8-bit resolution
Conversion time : Min 3
μ
s includes sample time (per one channel)
Operation clock frequency : fsys/2
1
, fsys/2
3
, fsys/2
5
(fsys
=
Machine clock frequency)
Supports External Event Count function.
I/O Timer 0 (clock input FRCK0) corresponds to ICU 0/1.
I/O Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7.
Signals an interrupt when overflowing.
Supports Timer Clear when a match with Output Compare (Channel 0, 4) .
Operation clock frequency : fsys, fsys/2
1
, fsys/2
2
, fsys/2
3
, fsys/2
4
, fsys/2
5
, fsys/2
6
, fsys/2
7
(fsys
=
Machine clock frequency)
4 channels
Signals an interrupt when 16-bit I/O Timer matches with output compare registers.
A pair of compare registers can be used to generate an output signal.
I
2
C (400 kbps)
A/D Converter
16-bit Reload Timer
(4 channels)
16-bit I/O Timer
(2 channels)
16-bit Output
Compare