![](http://datasheet.mmic.net.cn/330000/MB90F351TE_datasheet_16437797/MB90F351TE_5.png)
MB90350E Series
5
■
PRODUCT LINEUP1 (Without Clock supervisor function)
Flash memory products
Part Number
MB90F351E,
MB90F352E
(Continued)
Parameter
Type
CPU
MB90F351TE,
MB90F352TE
MB90F351ES,
MB90F352ES
MB90F351TES,
MB90F352TES
Flash memory products
F
2
MC-16LX CPU
System clock
PLL clock multiplication circuit (
×
1,
×
2,
×
3,
×
4,
×
6, 1/2 when PLL stops)
Minimum instruction execution time : 42 ns (oscillation clock 4 MHz, PLL
×
6)
64 Kbytes Flash memory : MB90F351E(S), MB90F351TE(S)
128 Kbytes Dual operation Flash memory (Erase/write and read can be operated at the
same time) : MB90F352E(S), MB90F352TE(S)
4 Kbytes
ROM
RAM
Emulator-specific
power supply*
1
Sub clock pin
(X0A, X1A)
(Max 100 kHz)
Clock supervisor
Low voltage/CPU
operation detection
reset
Yes
No
No
No
Yes
No
Yes
Operating voltage
3.5 V to 5.5 V : at normal operating (not using A/D converter)
4.0 V to 5.5 V : at using A/D converter/Flash programming
4.5 V to 5.5 V : at using external bus
Operating
temperature
Package
40
°
C to
+
125
°
C
LQFP-64
2 channels
UART
Wide range of baud rate settings using a dedicated reload timer
Special synchronous options for adapting to different synchronous serial protocols
LIN functionality working either as master or slave LIN device
1 channel
15 channels
10-bit or 8-bit resolution
Conversion time : Min 3
μ
s includes sample time (per one channel)
Operation clock frequency : fsys/2
1
, fsys/2
3
, fsys/2
5
(fsys
=
Machine clock frequency)
Supports External Event Count function.
I/O Timer 0 (clock input FRCK0) corresponds to ICU0/1.
I/O Timer 1 (clock input FRCK1) corresponds to ICU4/5/6/7, OCU4/5/6/7.
Signals an interrupt when overflowing.
Supports Timer Clear when it matches Output Compare (ch.0, ch.4) .
Operation clock frequency : fsys, fsys/2
1
, fsys/2
2
, fsys/2
3
, fsys/2
4
, fsys/2
5
, fsys/2
6
, fsys/2
7
(fsys
=
Machine clock frequency)
4 channels
Signals an interrupt when 16-bit I/O Timer matches with output compare registers.
A pair of compare registers can be used to generate an output signal.
I
2
C (400 kbps)
A/D converter
16-bit reload timer
(2 channels)
16-bit I/O timer
(2 channels)
16-bit output
compare