
MB90330 Series
47
The input capture unit in each channel can operate independently.
The effective edge of the external signal can be selected (rising edge, falling edge, both edges).
An interrupt request can be generated upon detection of the selected effective edge of the external sig-
nal.(ICS01, ICS2 : ICE0
=
“1”, ICE1
=
“1”, ICE2
=
“1”, ICE3
=
“1”).
Register list (16-bit free-run timer)
Compare clear register (CPCLR)
Timer data register (TCDT)
Timer control/status register (TCCS)
Initial Value
XXXXXXXX
B
Address : 00008B
H
Initial Value
XXXXXXXX
B
Address : 00008A
H
Initial Value
00000000
B
Address : 000087
H
Initial Value
00000000
B
Address : 000086
H
Initial Value
0--00000
B
Address : 000089
H
Initial Value
00000000
B
Address : 000088
H
15
14
13
12
11
10
9
8
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
CL14
CL15
CL13
CL12
CL11
CL10
CL09
CL08
7
6
5
4
3
2
1
0
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
CL06
CL07
CL05
CL04
CL03
CL02
CL01
CL00
15
14
13
12
11
10
9
8
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
T14
T15
T13
T12
T11
T10
T09
T08
7
6
5
4
3
2
1
0
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
T06
T07
T05
T04
T03
T02
T01
T00
15
14
13
12
11
10
9
8
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
ECKE
MSI2
MSI1
MSI0
ICLR
ICRE
7
6
5
4
3
2
1
0
( R/W )
( R/W ) ( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
( R/W )
IVFE
IVF
STOP
MODE
SCLR
CLK2
CLK1
CLK0