
MB90800 Series
3
■ PRODUCT LINEUP
(Continued)
Part number
MB90V800
MB90F804-101/201
MB90802/S
MB90803/S
Type
Evaluation
product
FLASH MEMORY
products
Mask ROM products
System clock
On-chip PLL clock multiplication method(
× 1, × 2, × 3, × 4, 1/2 when PLL stops)
Minimum instruction execution time of 40.0 ns
(at oscillation of 6.25 MHz, four times the PLL clock)
ROM capacity
No
256 KB
128 KB
RAM capacity
28 KB
16 KB
2 KB
4 KB
CPU functions
Number of basic instructions
: 351
Minimum instruction execution time : 40.0 ns/6.25 MHz oscillator
(When four times is used : machine clock
25 MHz, Power supply voltage : 3.3 V
± 0.3 V)
Addressing type
: 23 types
Program Patch Function
: 2 address pointers
The maximum memory space
: 16MB
Ports
I/O port (CMOS) 68 ports (shared with resources), (70 ports when the subclock is
not used)
LCD controller/driver
Segment driver that can drive the LCD panel (liquid crystal display) directly, and
common driver 48 SEG
× 4 COM
16-bit
input/
output
timer
16-bit free-run
timer
1 channel
Overflow interrupt
Output compare
(OCU)
2 channels
Pin input factor: matching of the compare register
Input capture
(ICU)
2 channels
Rewriting a register value upon a pin input (rising edge, falling edge, or both edges)
16-bit Reload Timer
16-bit reload timer operation (toggle output, single shot output selectable)
The event count function is optional. The event count function is optional.
Three channels are built in.
16-bit PPG timer
Output pin
× 2 ports
Operating clock frequency : fcp, fcp/22, fcp/24, fcp/26
Two channels are built in.
Timebase timer
1 channel
Watchdog timer
1 channel
Timer clock output circuit
Clock with a frequency of external input clock divided by 16/32/64/128 can be
output externally.
I2C bus
I2C Interface. 1 channel is built-in.
8/10-bit A/D converter
12 channels (input multiplex)
The 8-bit resolution or 10-bit resolution can be set.
Conversion time : 5.9
s (When machine clock 16.8 MHz works).
UART
Full-duplex double buffer
Asynchronous/synchronous transmit (with start/stop bits) are supported.
Two channels are built in.
Extended I/O serial
interface
Two channels are built in.
Interrupt delay interrupt
Four channel independence (A/D input and using combinedly)
Interrupt causes : “L”
→“H” edge/“H”→“L” edge/“L” level/“H” level selectable