- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄45188 > MB90802SPF-G 16-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號(hào)： | MB90802SPF-G |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | 14 X 20 MM, 0.65 MM PITCH, PLASTIC, QFP-100 |
| 文件頁(yè)數(shù)： | 49/92頁(yè) |
| 文件大小： | 2276K |
| 代理商： | MB90802SPF-G |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)當(dāng)前第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)
MB90800 Series
DS07-13733-3E
53
12. Watchdog timer
The watchdog timer is a timer counter provided for preventing program malfunction. The watchdog timer is a 2-
bit counter operating with an output of the timebase timer or watch timer as count clock and resets the CPU
when the counter is not cleared within the interval time.
(1) Register list
(2) Block diagram
Watchdog timer control register (WDTC)
: Unused
bit
Initial Value
0000A8H
XXXXX111B
Read/Write
RR
R
W
76
5
4
3
2
1
0
R
PONR
WRST
ERST
SRST
WTE
WT1
WT0
PONR
WRST ERST SRST WTE
WT1
WT0
× 21 × 22
× 28 × 29 × 210 × 211 × 212 × 213 × 214 × 215 × 216 × 217 × 218
× 21
SCLK
CLR
× 22
× 28 × 29 × 210 × 211 × 212 × 213 × 214 × 215 × 216 × 217 × 218
2
4
Watchdog timer control register (WDTC)
Watchdog timer
Watch mode start
Time-base timer mode start
Sleep mode start
Hold status start
Counter
clear control
circuit
Count
clock
selector
2-bit
counter
Watchdog reset
generation
circuit
Clear
Internal
reset
generation
circuit
CLR and start-up
Time base counter
Dividing HCLK by 2
HCLK: Oscillation clock
SCLK: Sub clock
WDCS bit of watch timer
control register (WTO)
SCM bit of clock selection
register (CKSCR)
Stop mode start
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB90822BPMC | 16-BIT, MROM, 4 MHz, MICROCONTROLLER, PQFP80 |
| MB90F828BPMC1 | 16-BIT, FLASH, 4 MHz, MICROCONTROLLER, PQFP80 |
| MB90F828BPF | 16-BIT, FLASH, 4 MHz, MICROCONTROLLER, PQFP80 |
| MB90F822BPMC | 16-BIT, FLASH, 4 MHz, MICROCONTROLLER, PQFP80 |
| MB90823BPMC | 16-BIT, MROM, 4 MHz, MICROCONTROLLER, PQFP80 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB90803 | 制造商:FUJITSU 制造商全稱(chēng):Fujitsu Component Limited. 功能描述:16-bit Microcontroller |
| MB90803PF | 制造商:FUJITSU 制造商全稱(chēng):Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller CMOS |
| MB90803PF-G | 制造商:FUJITSU 制造商全稱(chēng):Fujitsu Component Limited. 功能描述:16-bit Microcontroller |
| MB90803S | 制造商:FUJITSU 制造商全稱(chēng):Fujitsu Component Limited. 功能描述:16-bit Microcontroller |
| MB90803SPF | 制造商:FUJITSU 制造商全稱(chēng):Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller CMOS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。