- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377920 > MB90632APFV (FUJITSU LTD) 9-Bit Bus-Interface D-type Latches With 3-State Outputs 24-CFP -55 to 125 PDF資料下載
參數(shù)資料
| 型號(hào)： | MB90632APFV |
| 廠商： | FUJITSU LTD |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 9-Bit Bus-Interface D-type Latches With 3-State Outputs 24-CFP -55 to 125 |
| 中文描述： | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | PLASTIC, LQFP-100 |
| 文件頁(yè)數(shù)： | 56/107頁(yè) |
| 文件大?。?/td> | 1589K |
| 代理商： | MB90632APFV |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)當(dāng)前第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)
56
MB90630A Series
(5) Input Capture
The function of this module is to store the value of the 16-bit free-run timer in a register when the specified edge
(rising, falling, or either edge) is detected on the external input signal. The module can also generate an interrupt
on detection of the edge. The input capture contains input capture data registers and a control register. Each
input capture has a corresponding external input pin.
(a) Three different types of edge detection can be selected.
Rising edges (
↑
), falling edges (
↓
), or either edge (
↑ ↓
).
(b) An interrupt can be generated on detection of the specified edge on the external input.
Register Configuration (for the entire input capture)
Block Diagram
15
0
7
0
000060, 62
H
Input capture data register
X = 0 to 1
000064
H
Input capture control status register
X = 0 to 1
bit
bit
IPCX
ICSX
Capture data register 0
Edge detection
Interrupt
16-bit timer/counter value (T15 to T00)
Interrupt
IN 0
Capture data register 1
Edge detection
EG11 EG10 EG01 EG00
ICP1
ICP0
ICE1
ICE0
IN 1
b
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB90634APF | 16-bit Proprietary Microcontroller |
| MB90634APFV | 16-bit Proprietary Microcontroller |
| MB90632A | 16-Bit Proprietary Microcontroller(16位專用微控制器) |
| MB90634A | 16-Bit Proprietary Microcontroller(16位專用微控制器) |
| MB90641A | 16-bit Proprietary Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB90634A | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90634APF | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90634APFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90641A | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90641APF | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。