
MB90570 Series
9
(Continued)
*1 : FPT-120P-M05
*2 : FPT-120P-M13, FPT-120P-M21
Pin no.
LQFP-120 *
1
QFP-120 *
2
Pin name
Circuit
type
Function
7
P37
E
In single chip mode this is a general-purpose I/O port.
In external bus mode, this pin functions as the clock (CLK) signal out-
put pin.
In single chip mode this is a general-purpose I/O port. It can be set to
open drain by the ODR4 register.
This is also the UART ch.0 serial data input pin. While UART ch.0 is
in input operation, this input signal is in continuous use, and therefore
the output function should only be used when needed. If shared by
output from other functions, this pin should be output disabled during
SIN operation.
In single chip mode this is a general-purpose I/O port. It can be set to
open drain by the ODR4 register.
This is also the UART ch.0 serial data output pin. This function is valid
when UART ch.0 is enabled for data output.
In single chip mode this is a general-purpose I/O port. It can be set to
open drain by the ODR4 register.
This is also the UART ch.0 serial clock I/O pin. This function is valid
when UART ch.0 is enabled for clock output.
In single chip mode this is a general-purpose I/O port. It can be set to
open-drain by the ODR4 register.
This is also the UART ch.1 serial data input pin. While UART ch.1 is
in input operation, this input signal is in continuous use, and therefore
the output function should only be used when needed. If shared by
output from other functions, this pin should be output disabled during
SIN operation.
In single chip mode this is a general-purpose I/O port. It can be set to
opendrain by the ODR4 register.
This is also the UART ch.1 serial data output pin. This function is valid
when UART ch.1 is enabled for data output.
In single chip mode this is a general-purpose I/O port. It can be set to
open drain by the ODR4 register.
This is also the UART ch.1 serial clock I/O pin. This function is valid
when UART ch.1 is enabled for clock output.
In single chip mode this is a general-purpose I/O port. It can be set to
open drain by the ODR4 register.
These are also the PPG0, 1 output pins. This function is valid when
PPG0, 1 output is enabled.
In single chip mode this is a general-purpose I/O port.
This is also the I/O serial ch.0 data input pin. During serial data input,
this input signal is in continuous use, and therefore the output function
should only be used when needed.
CLK
9
P40
F
SIN0
10
P41
F
SOT0
11
P42
F
SCK0
12
P43
F
SIN1
13
P44
F
SOT1
14
P45
F
SCK1
15,16
P46,P47
F
PPG0,PPG1
17
P50
E
SIN2