- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄377927 > MB90561PF (FUJITSU LTD) 16-bit Proprietary Microcontrollers PDF資料下載
參數(shù)資料
| 型號(hào)： | MB90561PF |
| 廠商： | FUJITSU LTD |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 16-bit Proprietary Microcontrollers |
| 中文描述： | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP64 |
| 封裝： | 1 MM PITCH, PLASTIC, QFP-64 |
| 文件頁(yè)數(shù)： | 49/91頁(yè) |
| 文件大小： | 484K |
| 代理商： | MB90561PF |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)當(dāng)前第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)
MB90560/565 Series
49
8.
Delayed Interrupt Generation Module
The delayed interrupt generation module is used to generate the task switching interrupt. Generation of this
hardware interrupt can be specified by software.
Delayed interrupt generation module functions
Block diagram
Function and Control
Interrupt trigger
Writing “1” to bit R0 of the delayed interrupt request generation/clear register
(DIRR : R0
=
1) generates an interrupt request.
Writing “0” to bit R0 of the delayed interrupt request generation/clear register
(DIRR : R0
=
1) clears the interrupt request.
No enable/disable register is provided for this interrupt.
Interrupt control
Interrupt flag
Set in bit R0 of the delayed interrupt request generation/clear register
(DIRR : R0) .
EI
2
OS support
Not supported by the extended intelligent I/O service (EI
2
OS) .
R0
Internal data bus
Delayed interrupt request generation/
clear register (DIRR)
: Undefined
S
R
Interrupt
request signal
Interrupt request
latch
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB90561PFM | 16-bit Proprietary Microcontrollers |
| MB90562AP | 16-bit Proprietary Microcontrollers |
| MB90562APF | 16-bit Proprietary Microcontrollers |
| MB90562APFM | 16-bit Proprietary Microcontrollers |
| MB90562P | 16-bit Proprietary Microcontrollers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB90561PFM | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontrollers |
| MB90562 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontrollers |
| MB90562A | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontrollers |
| MB90562AP | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontrollers |
| MB90562APF | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontrollers |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。