- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377927 > MB90553APFV (FUJITSU LTD) Triple 3-Input Positive-AND Gates 14-CFP -55 to 125 PDF資料下載
參數(shù)資料
| 型號(hào)： | MB90553APFV |
| 廠商： | FUJITSU LTD |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Triple 3-Input Positive-AND Gates 14-CFP -55 to 125 |
| 中文描述： | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | PLASTIC, LQFP-100 |
| 文件頁(yè)數(shù)： | 26/58頁(yè) |
| 文件大小： | 695K |
| 代理商： | MB90553APFV |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)
MB90550A/550B Series
26
(Continued)
Address
Register name
Abbreviated
register name
Read/write
Resource name
Initial value
70
H
Compare register,
channel-0 lower bits
OCCP0
R/W
16-bit
I/O timer
output compare
(ch.0 to ch.3)
XXXXXXXX
71
H
Compare register,
channel-0 upper bits
XXXXXXXX
72
H
Compare register,
channel-1 lower bits
OCCP1
R/W
XXXXXXXX
73
H
Compare register,
channel-1 upper bits
XXXXXXXX
74
H
Compare register,
channel-2 lower bits
OCCP2
R/W
XXXXXXXX
75
H
Compare register,
channel-2 upper bits
XXXXXXXX
76
H
Compare register,
channel-3 lower bits
OCCP3
R/W
XXXXXXXX
77
H
Compare register,
channel-3 upper bits
Compare control status
register, channel-0
Compare control status
register, channel-1
Compare control status
register, channel-2
Compare control status
register, channel-3
XXXXXXXX
78
H
OCS0
R/W
0 0 0 0 _ _ 0 0
79
H
OCS1
R/W
_ _ _ 0 0 0 0 0
7A
H
OCS2
R/W
0 0 0 0 _ _ 0 0
7B
H
OCS3
R/W
_ _ _ 0 0 0 0 0
7C
H
to
9D
H
(Disabled)
9E
H
Program address detection
control register
PACSR
R/W
Address match
detection function
Delayed
interrupt
Low power
consumption control
circuit
0 0 0 0 0 0 0 0
9F
H
Delayed interrupt factor
generation/cancellation register
DIRR
R/W
_ _ _ _ _ _ _ 0
A0
H
Low-power consumption mode
control register
LPMCR
R/W!
0 0 0 1 1 0 0 0
A1
H
Clock select register
CKSCR
R/W!
1 1 1 1 1 1 0 0
A2
H
to
A4
H
(Disabled)
A5
H
Automatic ready function select
register
External address output
control register
Bus control signal select
register
ARSR
W
External bus pin
control circuit
0 0 1 1 _ _ 0 0
A6
H
HACR
W
0 0 0 0 0 0 0 0
A7
H
ECSR
W
0 0 0 0 0 0 0 _
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB90553B | Hex Schmitt-trigger Inverters 20-LCCC -55 to 125 |
| MB90553BPF | Hex Schmitt-trigger Inverters 14-CDIP -55 to 125 |
| MB90553BPFV | Hex Schmitt-trigger Inverters 14-CFP -55 to 125 |
| MB90P553A | 16-bit Proprietary Microcontroller |
| MB90P553APF | 16-bit Proprietary Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB90553APMC | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90553B | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90553BPF | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90553BPFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90553BPMC | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。