- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377927 > MB90553APF (FUJITSU LTD) Triple 3-Input Positive-AND Gates 14-CDIP -55 to 125 PDF資料下載
參數(shù)資料
| 型號： | MB90553APF |
| 廠商： | FUJITSU LTD |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Triple 3-Input Positive-AND Gates 14-CDIP -55 to 125 |
| 中文描述： | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | 14 X 20 MM, 3.35 MM HEIGHT, 0.65 MM PITCH, PLASTIC, QFP-100 |
| 文件頁數(shù)： | 44/58頁 |
| 文件大?。?/td> | 695K |
| 代理商： | MB90553APF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當(dāng)前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
MB90550A/550B Series
44
(13) I
2
C Interface
(V
CC
=
5.0 V
±
10%, V
SS
=
AV
SS
=
0.0 V, T
A
=
40
°
C to +85
°
C)
Value
Notes: “m” and“n” in the above table represent the values of shift clock frequency setting bits (CS4 to CS0) in the
clock control register “ICCR”. For details, refer to the register description in the hardware manual.
t
DOSUO
represents the minimum value when the interrupt period is equal to or greater than the SCL “L” width.
The SDA and SCL output values indicate that that rise time is 0 ns.
Parameter
Symbol
Pin name
Unit
Remarks
Min.
Max.
Internal clock cycle time
t
CP
—
62.5
666
ns
All products
Start condition output
t
STAO
SDA0 to SDA2
SCL0 toSCL2
t
CP
×
m
×
n/2 – 20 t
CP
×
m
×
n/2 + 20
t
CP
(m
×
n/2 + 4)
– 20
ns
Only as master
Stop condition output
t
STOO
t
CP
(m
×
n/2 + 4)
+ 20
ns
Start condition detection
t
STAI
3 t
CP
+ 40
—
ns
Only as slave
Stop condition detection
t
STOI
3 t
CP
+ 40
t
CP
×
m
×
n/2 – 20 t
CP
×
m
×
n/2 + 20
t
CP
(m
×
n/2 + 4)
– 20
—
ns
SCL output “L” width
t
LOWO
SCL0 to SCL2
ns
Only as master
SCL output “H” width
t
HIGHO
t
CP
(m
×
n/2 + 4)
+ 20
ns
SDA output delay time
Setup after SDA output
interrupt period
SCL input “L” width
t
DOO
SDA0 to SDA2
SCL0 to SCL2
2 t
CP
– 20
2 t
CP
+ 20
ns
t
DOSUO
4 t
CP
– 20
—
ns
t
LOWI
SCL0 to SCL2
3 t
CP
+ 40
—
ns
SCL input “H” width
t
HIGHI
t
CP
+ 40
—
ns
SDA input setup time
t
SUI
SDA0 to SDA2
SCL0 to SCL2
40
—
ns
SDA input hold time
t
HOI
0
—
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB90553APFV | Triple 3-Input Positive-AND Gates 14-CFP -55 to 125 |
| MB90553B | Hex Schmitt-trigger Inverters 20-LCCC -55 to 125 |
| MB90553BPF | Hex Schmitt-trigger Inverters 14-CDIP -55 to 125 |
| MB90553BPFV | Hex Schmitt-trigger Inverters 14-CFP -55 to 125 |
| MB90P553A | 16-bit Proprietary Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB90553APFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90553APMC | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90553B | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90553BPF | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90553BPFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。