參數(shù)資料
型號: MB90523APFV
廠商: FUJITSU LTD
元件分類: 微控制器/微處理器
英文描述: 16-bit Proprietary Microcontroller
中文描述: 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP120
封裝: PLASTIC, QFP-120
文件頁數(shù): 38/99頁
文件大?。?/td> 978K
代理商: MB90523APFV
MB90520A/520B Series
38
3.
Watchdog Timer
The watchdog timer is a timer/counter used to detect faults such as program runaway.
The watchdog timer is a 2-bit counter that counts the clock signal from the timebase timer or clock timer.
Once started, the watchdog timer must be cleared before the 2-bit counter overflows. If an overflow occurs,
the CPU is reset.
Interval time for the watchdog timer
HCLK : Oscillation Clock (4 MHz)
* : The difference between the maximum and minimum watchdog timer interval times is due to the timing when the
counter is cleared.
* : As the watchdog timer is a 2-bit counter that counts the carry-up signal from the timebase timer or clock timer,
clearing the timebase timer (when operating on HCLK) or the clock timer (when operating on SCLK) lengthens
the time until the watchdog timer reset is generated.
Watchdog timer count clock
Events that stop the watchdog timer
1 : Stop due to a power-on reset
2 : Reset due to recovery from hardware standby mode
3 : Watchdog reset
Events that clear the watchdog timer
1 : External reset input from the RST pin.
2 : Writing “0” to the software reset bit.
3 : Writing “0” to the watchdog control bit (second and subsequent times) .
4 : Changing to sleep mode (clears the watchdog timer and temporarily halts the count) .
5 : Changing to pseudo-clock mode (clears the watchdog timer and temporarily halts the count) .
6 : Changing to clock mode (clears the watchdog timer and temporarily halts the count) .
7 : Changing to stop mode (clears the watchdog timer and temporarily halts the count) .
SCLK : Sub-Clock (8.192 kHz)
Min
Max
Clock Period
2
14
±
2
11
/
HCLK Approx. 0.438 s Approx. 0.563 s
2
16
±
2
13
/
HCLK Approx. 3.500 s Approx. 4.500 s 2
15
±
2
12
/
SCLK
2
18
±
2
15
/
HCLK Approx. 7.000 s Approx. 9.000 s 2
16
±
2
13
/
SCLK
Min
Max
Clock Period
2
12
±
2
9
/
SCLK
Approx. 3.58 ms
Approx. 4.61 ms
Approx. 14.33 ms
Approx. 18.30 ms
Approx. 57.23 ms
Approx. 458.75 ms Approx. 589.82 ms 2
21
±
2
18
/
HCLK Approx. 14.00 s Approx. 18.00 s 2
17
±
2
14
/
SCLK
Approx. 73.73 ms
WTC : WDCS
HCLK : Oscillation clock
PCLK : PLL clock
SCLK : Sub-clock
“0”
Count the clock timer output.
Count the clock timer output.
“1”
Count the timebase timer output.
相關PDF資料
PDF描述
MB90523B 16-bit Proprietary Microcontroller
MB90F523B Octal Transparent D-type Latches With 3-State Outputs 20-CFP -55 to 125
MB90F523BPFF Octal Edge-Triggered D-type Flip-Flops With 3-State Outputs 20-LCCC -55 to 125
MB90F523BPFV Octal Edge-Triggered D-type Flip-Flops With 3-State Outputs 20-CDIP -55 to 125
MB90V520 16-bit Proprietary Microcontroller
相關代理商/技術參數(shù)
參數(shù)描述
MB90523B 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller
MB90523PFF 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller
MB90523PFV 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller
MB90540 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller
MB90540G 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller