- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377913 > MB89PV960 (Fujitsu Limited) 8-bit Proprietary Microcontroller PDF資料下載
參數(shù)資料
| 型號： | MB89PV960 |
| 廠商： | Fujitsu Limited |
| 元件分類： | 8位微控制器 |
| 英文描述： | 8-bit Proprietary Microcontroller |
| 中文描述： | 8位微控制器專有 |
| 文件頁數(shù)： | 22/48頁 |
| 文件大?。?/td> | 546K |
| 代理商： | MB89PV960 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
MB89960 Series
22
The RP contains the address of the currently used register bank. The conversion diagram below shows the
relationship between the RP value and actual address.
Rules for converting of actual addresses of the general-purpose register area
CCR contains bits that indicate the result of an arithmetic operation or information about transfer data and bits
used to control CPU operation when an interrupt occurs.
H-flag
: Set to “1” when a carry from bit 3 to bit 4 or a borrow from bit 4 to bit 3 occurs as a result of an
arithmetic operation. Cleared to “0” otherwise. This flag is for decimal adjustment instructions and
should be ignored for operations other than addition and subtraction.
: Interrupts are enabled when this flag is set to “1” and disabled when the flag is set to “0”. Cleared
to “0” by a reset.
: Indicates the level of interrupts currently allowed. The CPU only processes interrupts with a re-
quest level higher than the value indicated by these bits.
I-flag
IL1, 0
IL1
IL0
Interrupt Level
Priority
0
0
1
High
Low
=
No interrupt
0
1
1
0
2
1
1
3
N-flag
: Set to “1” when the MSB of the result of an arithmetic operation is “1” and cleared to “0” when the
MSB is “0”.
: Set to “1” when the result of an arithmetic operation is zero. Cleared to “0” otherwise
: Set to “1” when a 2’s complement overflow occurs as the result of an arithmetic operation. Cleared
to “0” if no 2’s complement overflow occurs.
: Set to “1” when a carry from bit 7 or a borrow to bit 7 occurs as the result of an arithmetic opera-
tion. Cleared to “0” otherwise. Set to the shift-out value in the case of a shift instruction.
Z-flag
V-flag
C-flag
"0"
"0"
"0"
"0"
"0"
"0"
"0"
"1"
R4
R3
R2
R1
R0
b2
b1
b0
A7
A6
A5
A4
A3
A2
A1
Upper (RP)
Lower (op code)
A0
A15
Actual address
A14 A13 A12 A11 A10
A9
A8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB89P965A | 8-bit Proprietary Microcontroller |
| MB8998x | 8-bit Proprietary Microcontroller |
| MB89PV980-101 | 8-bit Proprietary Microcontroller |
| MB89PV980-201 | 8-bit Proprietary Microcontroller |
| MB89983 | 8-bit Proprietary Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB89PV980-101 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontroller |
| MB89PV980-201 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontroller |
| MB89PW625 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontroller |
| MB89R112B1QN-G-AMERE1 | 制造商:FUJITSU 功能描述: |
| MB89R112B2QN-G-AMERE1 | 制造商:FUJITSU 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。