參數(shù)資料
型號(hào): MB89635RPF
元件分類(lèi): 微控制器/微處理器
英文描述: 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP64
封裝: PLASTIC, QFP-64
文件頁(yè)數(shù): 110/153頁(yè)
文件大?。?/td> 7326K
代理商: MB89635RPF
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)當(dāng)前第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)
vii
Figures
Fig. 1.1
Block Diagram (MB89635)........................................................................................................ 1-5
Fig. 1.2
Pin Assignment (DIP-64P-M01 and MDP-64C-P02) ................................................................ 1-6
Fig. 1.3
Pin Assignment (FPT-64P-M09) ............................................................................................... 1-6
Fig. 1.4
Pin Assignment (MQP-64C-P01 and FPT-64P-M06)................................................................ 1-7
Fig. 1.5
Package dimension .................................................................................................................. 1-8
Fig. 1.6
Package dimension (QFP)........................................................................................................ 1-9
Fig. 1.7
Package dimension (MB89PV630) ......................................................................................... 1-10
Fig. 2.1
Memory Space of MB89630 Series of Microcontrollers ........................................................... 2-3
Fig. 2.2
Arrangement of 16-bit Data in Memory ....................................................................................2-5
Fig. 2.3
Arrangement of 16-bit Data during Execution of Instruction ..................................................... 2-5
Fig. 2.4
Structure of Program Status ..................................................................................................... 2-6
Fig. 2.5
Rule for Translating Real Addresses at General-purpose Register Area ................................. 2-7
Fig. 2.6
Register Bank Configuration..................................................................................................... 2-8
Fig. 2.7
Memory Maps in Various Modes .............................................................................................. 2-9
Fig. 2.8
Interrupt-processing Flowchart ............................................................................................... 2-26
Fig. 2.9
Ports 0 and 1 (in Single-chip Mode) ....................................................................................... 2-29
Fig. 2.10 Port 2 (in Single-chip Mode) ................................................................................................... 2-30
Fig. 2.11 Port 3 ...................................................................................................................................... 2-32
Fig. 2.12 Port 4 ...................................................................................................................................... 2-34
Fig. 2.13 Port 5 ...................................................................................................................................... 2-35
Fig. 2.14 Port 6 ...................................................................................................................................... 2-36
Fig. 2.15 Port 7 ...................................................................................................................................... 2-37
Fig. 2.16 Timer Operation...................................................................................................................... 2-44
Fig. 2.17 PWM Pulse Output ................................................................................................................. 2-45
Fig. 2.18 PWM Wave Output at CH1-2 PWM Mode .............................................................................. 2-46
Fig. 2.9
RDRF Flag Set Timing ........................................................................................................... 2-67
Fig. 2.10 ORFE Flag Set Timing ........................................................................................................... 2-68
Fig. 2.11 TDRE Flag Set Timing (Mode 0) ............................................................................................ 2-69
Fig. 2.12 Shift Start/Stop Timing ........................................................................................................... 2-77
Fig. 2.13 Input/Output Shift Timing ........................................................................................................ 2-78
Fig. 2.14 Block Diagram of Watchdog Timer ......................................................................................... 2-95
Fig. 3.15 Clock Pulse Generator.............................................................................................................. 3-3
Fig. 3.16 Outline of Reset Operation ....................................................................................................... 3-4
Fig. 3.17 Interrupt-processing Flowchart ................................................................................................. 3-6
Fig. 3.18 Memory Map in Various Modes ................................................................................................ 3-8
Fig. 3.19 External-access Timing Chart .................................................................................................. 3-8
Fig. 3.20 External Peripheral/Memory Connection ..................................................................................3-9
Fig. 3.21 Ready Input Timing Chart (Write Cycle).................................................................................3-10
Fig. 3.22 Ready Generation Circuit ....................................................................................................... 3-10
Fig. 3.23 Hold Timing ............................................................................................................................ 3-11
相關(guān)PDF資料
PDF描述
MB89PV950CF 8-BIT, 5 MHz, MICROCONTROLLER, CQFP64
MB89951PFM 8-BIT, MROM, 5 MHz, MICROCONTROLLER, PQFP64
MB89T623PFM 8-BIT, 10 MHz, MICROCONTROLLER, PQFP64
MB89623RP-SH 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PDIP64
MB89625RPFV 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB89635RPFM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-bit Proprietary Microcontroller
MB89635RP-SH 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-bit Proprietary Microcontroller
MB89636 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontroller
MB89636PF 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontroller
MB89636PFM 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontroller