
5
FUJITSU MICROELECTRONICS
PROPRIETARY AND CONFIDENTIAL
MB86R01 DATA SHEET
Function
Outline
GDC (*1)
Display controller
RGB666 or RGB888 output
Max. resolution is 1024
× 768
Max. 6 layered display
Max. 2 screen output
Digital video capture function
BT.601, BT.656, and RGB666
Max. 2 inputs
Geometry engine (MB86296 compatible display list is usable)
2D/3D drawing function (MB86296 compatible display list is usable)
I2S (*2)
Audio output × 3ch (L/R)/Audio input × 3ch (L/R)
Supported three-wire serial (I2S, MSB-Justified) and serial PCM data transfer interface
Master/Slave operations are selectable
Resolution capability: Max. 32 bit/sample
UART (*2)
Max. 6 channels (dedicated channel: 3ch, option: 3ch)
1 channel: capable of input/output CTS/RTS signals
8 bit pre-scaler for baud rate clock generation
Enabled DMA transfer
I2C
3.3V pin × 2ch
Supported standard mode (max. 100kbps)/high-speed mode (max. 400kbps)
SPI (*2)
Full duplex/Synchronous transmission
Transfer data length: 1 bit unit (max. 32 bit) (programmable setting)
CAN (*2)
Mounted BOSCH C_CAN module × 2ch
Conformed to CAN protocol version 2.0 part A and B
I/O voltage: 3.3V
MediaLB (*2)
16 channels
MediaLB clock speed: 256Fs/512Fs/1024Fs
Built-in 9K bit channel buffer
USB (*2)
USB 2.0 compliant Host/Function controller × 1ch (pin multiplex)
HS/FS protocol support
(supported VBus and isochronous transfer)
IDE (*2)
Supported ATA/ATAPI-5
Equipped 1 channel
Supported primary IDE channel
Equipped transmission FIFO buffer (512 byte × 2) and reception FIFO buffer (512 byte
× 2) for the ultra DMA transfer
Unsupported single word DMA and multiword DMA
SDMC
Conformed to SD memory card physical layer specification 1.0
Equipped 1 channel
Supported SD memory card and multimedia card
Unsupported SPI mode, SDIO mode, and CPRM
CCNT
Mode selection of multiplex pin group 2 and 4
Software reset control
AXI interconnection control (priority and WAIT setting)
JTAG
Conformed to IEIEEE1149.1 (IEEE Standard Test Access Port and Boundary-Scan
Architecture)
Supported JTAG ICE connection
*1: Number of layer of simultaneous display and number of output display as well as capture input for displaying
in high resolution may be restricted due to data supply capacity of graphics memory (DDR2 controller).
*2: A part of external pin functions of this LSI is multiplexed. Max. number of usable channel is limited by pin
multiplex function setting.