- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377894 > MB86604LPFV (FUJITSU LTD) Low Power 5V RS232 Dual Driver/Receiver with 0.1?μF Capacitors; Package: SO; No of Pins: 16; Temperature Range: -40?°C to 85?°C PDF資料下載
參數(shù)資料
| 型號(hào)： | MB86604LPFV |
| 廠商： | FUJITSU LTD |
| 元件分類： | 總線控制器 |
| 英文描述： | Low Power 5V RS232 Dual Driver/Receiver with 0.1?μF Capacitors; Package: SO; No of Pins: 16; Temperature Range: -40?°C to 85?°C |
| 中文描述： | SCSI BUS CONTROLLER, PQFP144 |
| 封裝： | PLASTIC, LQFP-100 |
| 文件頁數(shù)： | 9/56頁 |
| 文件大?。?/td> | 1294K |
| 代理商： | MB86604LPFV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
9
MB86604L
I
BLOCK DESCRIPTION
1.
International Processor (Sequencer)
Performs sequence control between the SCSI bus phases.
2.
Timer
Manages the SCSI time standards.
Also, conducts the following time managements.
Time until the REQ or ACK signal is asserted for asychronous transfer data
Time until selection or reselection is retried
REQ and ACK timeout time during transfers:
Asychronous transfer case
Target:
After the REQ is asserted, the time until the initiator asserts the ACK
Initiator: After the ACK is asserted, the time until the target negates the REQ
Synchronous transfer case
Target:
After the REQ is sent, the time until an ACK signal which makes the offset 0 is received from the
initiator
SPC Timeout
Manages the SPC timeout indicating the SPC busy time longer than the specified time.
3.
Phase Controller
Controls the various phases executed by SCSI such as arbitration, selection/reselection, data in/out, command,
status, and message in/out.
4.
Transfer Controller
Controls the information (data, command, status, message) transfer phases executed by SCSI.
The following two types of transfer phases are used.
Asychronous transfer: Controls interlock (response confirmation format) between the REQ and ACK signals.
Synchronous transfer: Controls a maximum 32-byte offset value for the data in or data out phase.
The following two modes exist for the data phase.
Program transfer: Uses data register (address 00/01) via the MPU interface
DMA transfer: Uses DREQ and DACK signals via the DMA interface.
The transfer parameter setting values for synchronous transfer (Transfer mode, transfer rate, transfer offset) can be
strobe for individual ID device and are automatically established when the data phase is initiated.
The number of transfer bytes is defined as block length
×
number of blocks.
Bus free phase
Arbitration phase
Selection phase
Information transfer
phase
Information transfer phase:
Command phase
Data phase
Status phase
Message phase
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB86605 | SCSI-II Protocol Controller(with PCI interface)(SCSI-II 協(xié)議控制器(帶PCI接口)) |
| MB86606A | FAST-20 SCSI Protocol Controller |
| MB86606APMT2 | FAST-20 SCSI Protocol Controller |
| MB86606 | FAST-20 SCSI Protocol Controller(FAST-20 SCSI 協(xié)議控制器) |
| MB86612 | IEEE 1394 Bus Controller (for MPEG, DVC) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB86606A | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:FAST-20 SCSI Protocol Controller |
| MB86606APMT2 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:FAST-20 SCSI Protocol Controller |
| MB86612 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IEEE 1394 Bus Controller (for MPEG, DVC) |
| MB86612PBT | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IEEE 1394 Bus Controller (for MPEG, DVC) |
| MB86612PFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IEEE 1394 Bus Controller (for MPEG, DVC) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。