參數(shù)資料
型號(hào)： MB8117800A-60
廠商： Electronic Theatre Controls, Inc.
英文描述： 2 M X 8 BIT FAST PAGE MODE DYNAMIC RAM
中文描述： 2的MX 8位快速頁(yè)面模式動(dòng)態(tài)隨機(jī)存儲(chǔ)器
文件頁(yè)數(shù)： 24/27頁(yè)
文件大?。?/td> 580K
代理商： MB8117800A-60
24
MB8117800A-60/-70
CAS
V
OH
V
OL
RAS
V
IH
V
IL
V
IH
V
IL
DQ
(Output)
Fig. 17 – SELF REFRESH CYCLE (A0-A10 = WE = OE = “H” or “L”)
“H” or “L”
DESCRIPTION
The self refresh cycle provides a refresh operation without external clock and external Address. Self refresh control circuit on chip
is operated in the self refresh cycle and refresh operation can be automatically executed using internal refresh address counter and
timing generator. If CAS goes to “L” before RAS goes to “L” (CBR) and the condition of CAS “L” and RAS “L” is kept for term of t
RASS
(more than 100
μ
s), the device can enter the self refresh cycle. Following that, refresh operation is automatically executed at fixed
intervals using internal refresh address counter during “RAS = L” and “CAS = L”.
Exit from self refresh cycle is performed by togging RAS and CAS to “H” with specified t
CHS
min.. In this time, RAS must be kept “H”
with specified t
RPS
min..
Using self refresh mode, data can be retained without external CAS signal during system is in standby.
Restriction for Self Refresh operation;
For self refresh operation, the notice below must be considered.
1) In the case that distributed CBR refresh are operated between read/write cycles
Self refresh cycles can be executed without special rule if 2,048 cycles of distributed CBR refresh are executed
within t
REF
max..
2) In the case that burst CBR refresh or distributed burst RAS-only refresh are operated between read/write cycles
2,048 times of burst CBR refresh or 2,048 times of burst RAS-only refresh must be executed before and after
Self refresh cycles.
HIGH-Z
t
OH
t
OFF
t
CPN
t
CSR
t
RASS
t
RPS
t
RPC
t
CHS
A0 to A10, WE, OE = “H” or “L”
RAS
V
IH
V
IL
* read/write operation can be performed non refresh time within t
NS
or t
SN
Read/Write operation
Self Refresh operation
t
RASS
Read/Write operation
t
NS
< 2 ms
t
SN
< 2 ms
2,048 burst refresh cycle
2,048 burst refresh cycle
*
*
MB817800A-70
Min
.
100
MB817800A-60
Min.
100
Unit
Parameter
Max.
—
—
—
No
.
Max.
—
—
—
100
101
102
Symbol
(At recommended operating conditions unless otherwise noted.)
RAS Precharge Time
CAS Hold Time
125
–50
ns
110
–50
RAS Pulse Width
ns
t
RASS
t
RPS
t
CHS
Note: Assumes self refresh cycle only
μ
s
To Top / Lineup / Index
相關(guān)PDF資料
PDF描述
MB8117800A-70 2 M X 8 BIT FAST PAGE MODE DYNAMIC RAM
MB87020 16-Bit A/D And D/A CONVERTER
MB89T635RPF Dual Positive-Edge-Triggered D-type Flip-Flops With Clear And Preset 14-CDIP -55 to 125
MB89T635PFM 8-bit Proprietary Microcontroller
MB89T635R 8-bit Proprietary Microcontroller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB8117800A-70 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:2 M X 8 BIT FAST PAGE MODE DYNAMIC RAM
MB812 功能描述:ACCY MOUNT BMM 3/4 58A RoHS:是 類(lèi)別:RF/IF 和 RFID >> RF配件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:*
MB812.833 功能描述:ACCY MOUNT BMM 3/4 58A RoHS:是 類(lèi)別:RF/IF 和 RFID >> RF配件 系列:* 標(biāo)準(zhǔn)包裝:1 系列:*
MB-8120 制造商:Maxxtro 功能描述:
MB81256-10 制造商:FUJITSU 功能描述:256K X 1 PAGE MODE DRAM, 100 ns, CQCC18
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*