參數(shù)資料
型號(hào)： MAX9526ATJ+
廠商： Maxim Integrated Products
文件頁數(shù)： 10/38頁
文件大?。?/td> 0K
描述： IC VID DECODER NTSC/PAL 32-TQFN
其它有關(guān)文件： Automotive Product Guide
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 50
類型： 視頻解碼器
應(yīng)用： 車載系統(tǒng)，播放器，電視
電壓 - 電源，模擬： 1.8V
電壓 - 電源，數(shù)字： 1.8V
安裝類型： 表面貼裝
封裝/外殼： 32-WFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝： 32-TQFN-EP（5x6）
包裝： 管件
Low-Power, High-Performance
NTSC/PAL Video Decoder
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
Frequency
Fundamental mode only
27.000
MHz
Maximum Crystal ESR
Room temperature
30
Line-locked mode
±50
Accuracy
Async mode with multiple decoders
±50
ppm
Table 3. Recommended Crystal Parameters
SMBus is a trademark of Intel Corp.
Applications Information
Multiple Decoder Operation
Multiple asynchronous video input signals can be
decoded synchronously using multiple MAX9526s in
asynchronous (async) sampling mode. Figure 7 shows
an example of decoding four video input signals.
The MAX9526 is configured for async sampling mode
by writing the following registers:
Register 0x0D, B3 (XTAL_DIS) = 1 (disables the
crystal oscillator)
Register 0x0E, B5-4 (LLC_MODE) = 11 (forces
sampling to async mode)
When the MAX9526 is in async sampling mode, the
data outputs, D9–D0, of all decoders are synchronous
with the input clock (XTAL/OSC). The video content in
the data outputs is not frame aligned because the video
sources into each MAX9526 is asynchronous. A small
FPGA can be implemented to multiplex all four chan-
nels into a single 8- or 10-bit bus. This FPGA can also
format the outputs to be compatible for input into a
compression processor, which is commonly used in
digital video recorders (DVRs).
The crystal oscillator (external or internal) must have
better than ±50ppm accuracy for acceptable decoding
in this mode. An accuracy of ±10ppm is recommended
for optimal performance.
Recommended Crystal Parameters
Recommended crystal parameters are shown in Table 3.
Power-Supply Decoupling
For systems where additional power-supply isolation is
required, the circuit shown in Figure 8 can be used.
Additional supply decoupling is added and analog
power (AVDD) isolation is increased with the use of a fer-
rite bead (FB). The analog ground connection (AGND)
should be connected to a separate ground plane that
has a small bridge to the main ground plane of the sys-
tem. The video input termination (VIN1/VIN2), video refer-
ence (VREF) decoupling, and AVDD supply decoupling
should also be connected to the AGND ground plane.
I2C Serial Interface
The MAX9526 features an I2C/SMBus-compatible,
2-wire serial interface consisting of a serial-data line
(SDA) and a serial-clock line (SCL). SDA and SCL facili-
tate communication between the MAX9526 and the
master at clock rates up to 400kHz. Figure 10 shows
the 2-wire interface timing diagram. The master gener-
ates SCL and initiates data transfer on the bus. The
master device writes data to the MAX9526 by transmit-
ting the proper slave address followed by the register
address and then the data word. Each transmit
sequence is framed by a START (S) or REPEATED
START (Sr) condition and a STOP (P) condition. Each
word transmitted to the MAX9526 is 8 bits long and is
followed by an acknowledge clock pulse. A master
reading data from the MAX9526 transmits the proper
slave address followed by a series of nine SCL pulses.
The MAX9526 transmits data on SDA in sync with the
master-generated SCL pulses. The master acknowl-
edges receipt of each byte of data. Each read
sequence is framed by a START or REPEATED START
condition, a not acknowledge, and a STOP condition.
SDA operates as both an input and an open-drain out-
put. A pullup resistor, typically greater than 500
, is
required on SDA. SCL operates only as an input. A
pullup resistor, typically greater than 500
, is required
on SCL if there are multiple masters on the bus, or if the
single master has an open-drain SCL output. Series
resistors in line with SDA and SCL are optional. Series
resistors protect the digital inputs of the MAX9526 from
high-voltage spikes on the bus lines, as well as mini-
mize crosstalk and undershoot of the bus signals.
Bit Transfer
One data bit is transferred during each SCL cycle. The
data on SDA must remain stable during the high period
of the SCL pulse. Changes in SDA while SCL is high
are control signals (see the
START and STOP
Conditions section).
START and STOP Conditions
SDA and SCL idle high when the bus is not in use. A
master initiates communication by issuing a START con-
dition. A START condition is a high-to-low transition on
SDA with SCL high. A STOP condition is a low-to-high
MAX9526
18
Maxim Integrated
相關(guān)PDF資料
PDF描述
VI-BWF-IY-F2 CONVERTER MOD DC/DC 72V 50W
VE-B4T-IW-B1 CONVERTER MOD DC/DC 6.5V 100W
VI-BWD-IY-F2 CONVERTER MOD DC/DC 85V 50W
VE-2NH-IY-F3 CONVERTER MOD DC/DC 52V 50W
VE-B4R-IX-B1 CONVERTER MOD DC/DC 7.5V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX9526ATJ/V+ 功能描述:視頻 IC Low-Power High-Performance NTSC/PAL Video Decoder RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
MAX9526ATJ/V+T 功能描述:視頻 IC Low-Power High-Performance NTSC/PAL Video Decoder RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
MAX9526ATJ+ 功能描述:視頻 IC NTSC/PAL Video Decoder RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
MAX9526ATJ+T 功能描述:視頻 IC NTSC/PAL Video Decoder RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
MAX9526EVKIT+ 功能描述:視頻 IC 開發(fā)工具 MAX9526 Eval Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Boards 類型:YPbPr to RGBHV Converters 工具用于評(píng)估:LMH1251 工作電源電壓:5 V
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*