參數(shù)資料
型號: MAX9526AEI+
廠商: Maxim Integrated Products
文件頁數(shù): 25/38頁
文件大?。?/td> 0K
描述: IC VID DECODER NTSC/PAL 28-QSOP
其它有關(guān)文件: Automotive Product Guide
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 50
類型: 視頻解碼器
應(yīng)用: 車載系統(tǒng),播放器,電視
電壓 - 電源,模擬: 1.8V
電壓 - 電源,數(shù)字: 1.8V
安裝類型: 表面貼裝
封裝/外殼: 28-SSOP(0.154",3.90mm 寬)
供應(yīng)商設(shè)備封裝: 28-QSOP
包裝: 管件
Low-Power, High-Performance
NTSC/PAL Video Decoder
ITU-R BT.656 Standard Clipping Level (CLIP)
1 = Clip ITU output to Y range is between 64–940 and
CbCr range is between 64–960.
0 = Clip ITU output to Y range and CbCr range is
between 5–1019 (default).
Inverted Line-Locked Clock (LLC_INV)
This signal inverts the polarity of the line-locked clock
that is output from the MAX9526. This can be used to
solve board level timing problems for other devices.
1 = Invert LLC clock.
0 = Do not invert LLC clock (default).
Input Clock Frequency Select (SEL_54MHz)
1 = 54MHz clock at XTAL/OSC input.
0 = 27MHz clock at XTAL/OSC input (default).
This bit is only applicable when the crystal oscillator is
disabled (XTAL_DIS = 1).
Crystal Oscillator Disable (XTAL_DIS)
1 = XTAL/OSC is either a 27MHz or a 54MHz CMOS
clock input.
0 = Enables the 27MHz crystal oscillator (default).
Horizontal/Vertical Sync Output (HSVS)
1 = D1 and D0 output horizontal and vertical sync
pulses, respectively.
0 = D1 and D0 are LSBs of digital component video
output (default).
The rising edge of horizontal sync (HS) coincides with
the end of active video (rises after 3FFh 000h of EAV
code). The falling edge coincides with the start of
active video (SAV) code (falls after completing 3FFh
000h of SAV code). Figure 18 shows the horizontal and
vertical sync timing.
The vertical sync pulse (VS) line transitions are detailed
in Table 8. Note that the VS line transitions on pin D0
are shifted by 1 to 2 lines relative to the V flag transi-
tions embedded in the ITU data stream. The V flag tran-
sitions embedded in the ITU data stream follow the
ITU-R BT.656-4 standard.
Data Output Disable (DATAZ)
1 = Logic data outputs (D9–D0) are disabled and
placed in high-impedance state.
0 = Logic data outputs (D9–D0) are enabled (default).
The DATAZ bit forces data outputs high impedance
regardless of whether the device is in shutdown.
Clock Output Disable (LLCZ)
1 = Logic clock output (LLC) is disabled and placed
in a high-impedance state.
0 = Logic clock output (LLC) is enabled (default).
The LLCZ bit forces LLC high impedance regardless of
whether the device is in shutdown.
REG
B7
B6
B5
B4
B3
B2
B1
B0
0x0D
0
CLIP
LLC_INV
SEL_54MHZ
XTAL_DIS
HSVS
DATAZ
LLCZ
Clock and Output Control Register
VERTICAL SYNC PULSES
(VS on Pin D0)
625
525
Start (VS = 1)
Line 623
Line 2
Field 1
Finish (VS = 0)
Line 21
Start (VS = 1)
Line 309
Line 265
Field 2
Finish (VS = 0)
Line 335
Line 284
Table 8. VS (Pin D0) Line Transitions
MAX9526
Maxim Integrated
31
相關(guān)PDF資料
PDF描述
MC9S08DZ128CLL MCU 8BIT 128K FLASH 100-LQFP
MC9S12GC32CFUE IC MCU 32K FLASH 25MHZ 80-QFP
MC56F8123VFBE IC DSP 16BIT 40MHZ 64-LQFP
S9S12XS128J1MAE IC MCU 16BIT 128KB FLASH 64LQFP
MCF51MM256CLK IC MCU 32BIT 256K FLASH 80LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX9526AEI/V+ 功能描述:視頻 IC NTSC/PAL Video Decoder RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
MAX9526AEI/V+C68 功能描述:視頻 IC Low-Power High-Performance NTSC/PAL Video Decoder RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
MAX9526AEI/V+T 功能描述:視頻 IC NTSC/PAL Video Decoder RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
MAX9526AEI+ 功能描述:視頻 IC NTSC/PAL Video Decoder RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
MAX9526AEI+T 功能描述:視頻 IC NTSC/PAL Video Decoder RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel