- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383541 > MAX9360EVKIT (Maxim Integrated Products, Inc.) Evaluation Kit for the MAX9360/MAX9361 PDF資料下載
參數(shù)資料
| 型號(hào)： | MAX9360EVKIT |
| 廠商： | Maxim Integrated Products, Inc. |
| 英文描述： | Evaluation Kit for the MAX9360/MAX9361 |
| 中文描述： | MAX9360、MAX9361評(píng)估板 |
| 文件頁(yè)數(shù)： | 5/9頁(yè) |
| 文件大?。?/td> | 173K |
| 代理商： | MAX9360EVKIT |
M
1:5 Clock Driver with Selectable
LVPECL Inputs and LVDS Outputs
_______________________________________________________________________________________
5
Typical Operating Characteristics (continued)
(V
CC
- GND = 2.5V, outputs terminated with 100
±
1%, f
IN
= 1.0GHz, input transition time = 125ps (20% to 80%),V
IHD
= V
CC
- 1.0V,
V
ILD
= V
CC
- 1.5V, unless otherwise noted.)
PROPAGATION DELAY vs. HIGH VOLTAGE
OF DIFFERENTIAL INPUT (V
IHD
)
M
V
IHD
(V)
P
3.0
2.7
2.4
2.1
1.8
1.5
310
330
350
370
390
290
1.2
3.3
PROPAGATION DELAY vs. TEMPERATURE
M
TEMPERATURE (
°
C)
P
60
35
10
-15
320
340
360
380
400
300
-40
85
Pin Description
PIN
1
2
3
4
5
6
7
8
9
10
11
NAME
Q0
Q0
Q1
Q1
Q2
Q2
Q3
Q3
Q4
Q4
GND
FUNCTION
Noninverting Differential Output 0. Typically terminated with 100
to
Q0
.
Inverting Differential Output 0. Typically terminated with 100
to Q0.
Noninverting Differential Output 1. Typically terminated with 100
to
Q1
.
Inverting Differential Output 1. Typically terminated with 100
to Q1.
Noninverting Differential Output 2. Typically terminated with 100
to
Q2
.
Inverting Differential Output 2. Typically terminated with 100
to Q2.
Noninverting Differential Output 3. Typically terminated with 100
to
Q3
.
Inverting Differential Output 3. Typically terminated with 100
to Q3.
Noninverting Differential Output 4. Typically terminated with 100
to
Q4
.
Inverting Differential Output 4. Typically terminated with 100
to Q4.
Ground
12
CLKSEL
Clock Select Input. Drive low to select the CLK0,
CLK0
input. Drive high to select the CLK1,
CLK1
input. Internal 60k
pulldown to GND.
Noninverting Differential Clock Input 0. Internal 75k
pulldown to GND.
Inverting Differential Clock Input 0. Internal 75k
pullup to V
CC
and 75k
pulldown to GND.
Internally Connect. Do not connect externally.
Noninverting Differential Input 1. Internal 75k
pulldown to GND.
Inverting Differential Input 1. Internal 75k
pullup to V
CC
and 75k
pulldown to GND.
13
14
15
16
17
CLK0
CLK0
I.C.
CLK1
CLK1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX9360UKA-T | TRANSLATOR| OTHER/SPECIAL/MISCELLANEOUS|TSSOP|8PIN|PLASTIC |
| MAX9361 | LVTTL/TTL/CMOS-to-Differential LVECL/ECL Translators |
| MAX9375 | Single LVDS/Anything-to-LVPECL Translator |
| MAX9312 | Dual 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Drivers |
| MAX9314 | Dual 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Drivers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX9360UKA | 制造商:Maxim Integrated Products 功能描述:SINGLE-ENDED-TO-DIFFERENTIAL LVECL/LVPECL 2:1 - Tape and Reel |
| MAX9360UKA-T | 制造商:Maxim Integrated Products 功能描述:LVTTL/TTL/CMOS-TO-DIFFERENTIAL LVECL/ECL TRAN - Tape and Reel |
| MAX9361EKA | 制造商:Maxim Integrated Products 功能描述:LVTTL/TTL/CMOS-TO-DIFFERENTIAL LVEC - Cut Tape Product |
| MAX9361EKA-T | 功能描述:轉(zhuǎn)換 - 電壓電平 RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時(shí)間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8 |
| MAX9361ESA | 功能描述:轉(zhuǎn)換 - 電壓電平 RoHS:否 制造商:Micrel 類型:CML/LVDS/LVPECL to LVCMOS/LVTTL 傳播延遲時(shí)間:1.9 ns 電源電流:14 mA 電源電壓-最大:3.6 V 電源電壓-最小:3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MLF-8 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。