參數(shù)資料
型號(hào): MAX9254EUM+T
廠(chǎng)商: Maxim Integrated Products
文件頁(yè)數(shù): 11/23頁(yè)
文件大小: 0K
描述: IC DESERIALIZER PROG 48TSSOP
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 2,500
功能: 解串器
數(shù)據(jù)速率: 306Mbps
輸入類(lèi)型: LVDS
輸出類(lèi)型: LVTTL,LVCMOS
輸入數(shù): 3
輸出數(shù): 21
電源電壓: 3 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 48-TFSOP(0.240",6.10mm 寬)
供應(yīng)商設(shè)備封裝: 48-TSSOP
包裝: 帶卷 (TR)
MAX9242/MAX9244/MAX9246/MAX9254
21-Bit Deserializers with Programmable
Spread Spectrum and DC Balance
______________________________________________________________________________________
19
Link Power-Up Sequence
The recommended link power-up sequence is to power
up the serializer, wait until the serializer PLL locks, and
then power up the deserializer. This sequence prevents
the deserializer from seeing an undriven or unstable
input when powering up.
PWRDWN
Driving PWRDWN low puts the outputs in high imped-
ance, stops the PLL, and reduces supply current to
50A or less. Driving PWRDWN high drives the outputs
low until the PLL locks. The outputs of two deserializers
can be bused to form a 2:1 mux with the outputs con-
trolled by PWRDWN. Wait 100ns between disabling one
deserializer (driving PWRDWN low) and enabling the
second one (driving PWRDWN high) to avoid con-
tention of the bused outputs.
Power-Supply Bypassing
There are separate on-chip power domains for digital
circuits, outputs, PLL, and LVDS inputs. Bypass each
VCC, VCCO, PLLVCC, and LVDSVCC with high-frequency,
surface-mount ceramic 0.1F and 0.001F capacitors in
parallel as close to the device as possible, with the
smallest value capacitor closest to the supply pin.
Cables and Connectors
Interconnect for LVDS typically has a differential imped-
ance of 100
Ω. Use cables and connectors that have
matched differential impedance to minimize impedance
discontinuities.
Twisted-pair and shielded twisted-pair cables offer
superior signal quality compared to ribbon cable and
tend to generate less EMI due to magnetic field cancel-
ing effects. Balanced cables pick up noise as common
mode, which is rejected by the LVDS receiver.
Board Layout
Keep the LVTTL/LVCMOS outputs and LVDS input sig-
nals separated to prevent crosstalk. A four-layer PC
board with separate layers for power, ground, LVDS
inputs, and digital signals is recommended. Layout PC
board traces for 100
Ω differential characteristic imped-
ance. The trace dimensions depend on the type of
(7 + 2):1
7
100
Ω
(7 + 2):1
7
100
Ω
(7 + 2):1
7
100
Ω
PLL
100
Ω
MAX9209/MAX9213
MAX9242/MAX9244/MAX9246/MAX9254
TxOUT
TxCLK OUT
RxIN__
RxCLK IN
21:3 SERIALIZER
3:21 DESERIALIZER
PWRDWN
RxCLK OUT
RxOUT_
PWRDWN
TxCLK IN
TxIN
HIGH-FREQUENCY CERAMIC
SURFACE-MOUNT CAPACITORS
PLL1 +
SSPLL
1:(9 - 2)
+ FIFO
1:(9 - 2)
+ FIFO
1:(9 - 2)
+ FIFO
RO
RT
Figure 20. Four Capacitors per Link, AC-Coupled, DC-Balanced Mode
相關(guān)PDF資料
PDF描述
MAX9258AGCM/V+ IC SERDE PROG UART/I2C 48TQFP
MAX9257AGCM/V+ IC SERDE PROG UART/I2C 48TQFP
MAX9209GUM+TD IC PROG DC-BAL 21BIT SER 48TSSOP
MAX9246EUM/V+T IC DESERIALIZER 21BIT 48TSSOP
VE-J3Y-IX-F4 CONVERTER MOD DC/DC 3.3V 49.5W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX9255 功能描述:串行器/解串器 - Serdes RoHS:否 制造商:Texas Instruments 類(lèi)型:Deserializer 數(shù)據(jù)速率:1.485 Gbit/s 輸入類(lèi)型:ECL/LVDS 輸出類(lèi)型:LVCMOS 輸入端數(shù)量:1 輸出端數(shù)量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64
MAX9257 制造商:MAXIM 制造商全稱(chēng):Maxim Integrated Products 功能描述:Fully Programmable Serializer/Deserializer with UART/I2C Control Channel
MAX9257A 制造商:MAXIM 制造商全稱(chēng):Maxim Integrated Products 功能描述:Fully Programmable Serializer/Deserializer with UART/I2C Control Channel
MAX9257AEVKIT# 功能描述:界面開(kāi)發(fā)工具 MAX9257A Eval Kit RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類(lèi)型:RS-485 工具用于評(píng)估:ADM3485E 接口類(lèi)型:RS-485 工作電源電壓:3.3 V
MAX9257AEVKIT+ 制造商:Maxim Integrated Products 功能描述:EVALUATION KIT FOR THE MAX9257A - Boxed Product (Development Kits)