- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385555 > MAX9247 (Maxim Integrated Products, Inc.) 27-Bit, 2.5MHz-to-42MHz DC-Balanced LVDS Serializer PDF資料下載
參數(shù)資料
| 型號： | MAX9247 |
| 廠商： | Maxim Integrated Products, Inc. |
| 英文描述： | 27-Bit, 2.5MHz-to-42MHz DC-Balanced LVDS Serializer |
| 中文描述： | 27位、2.5MHz至42MHz、直流平衡、LVDS串行器 |
| 文件頁數(shù)： | 6/17頁 |
| 文件大?。?/td> | 330K |
| 代理商： | MAX9247 |
M
27-Bit, 2.5MHz-to-42MHz
DC-Balanced LVDS Serializer
6
_______________________________________________________________________________________
Pin Description
PIN
NAME
GND
FUNCTION
1, 13, 37
Input Buffer Supply and Digital Supply Ground
2
V
CCIN
Input Buffer Supply Voltage. Bypass to GND with 0.1μF and 0.001μF capacitors in parallel as
close to the device as possible, with the smallest value capacitor closest to the supply pin.
3–10,
39–48
RGB_IN10–
RGB_IN17,
RGB_IN0–
RGB_IN9
LVTTL/LVCMOS Red, Green, and Blue Digital Video Data Inputs. Eighteen data bits are loaded
into the input latch on the rising edge of PCLK_IN when DE_IN is high. Internally pulled down to
GND.
11, 12, 15–21
CNTL_IN0,
CNTL_IN1,
CNTL_IN2–
CNTL_IN8
LVTTL/LVCMOS Control Data Inputs. Control data are latched on the rising edge of PCLK_IN
when DE_IN is low. Internally pulled down to GND.
14, 38
V
CC
Digital Supply Voltage. Bypass to GND with 0.1μF and 0.001μF capacitors in parallel as close to
the device as possible, with the smallest value capacitor closest to the supply pin.
22
DE_IN
LVTTL/LVCMOS Data-Enable Input. Logic-high selects RGB_IN[17:0] to be latched. Logic-low
selects CNTL_IN[8:0] to be latched. DE_IN must be switching for proper operation. Internally
pulled down to GND.
23
PCLK_IN
LVTTL/LVCMOS Parallel Clock Input. Latches data and control inputs and provides the PLL
reference clock. Internally pulled down to GND.
24
25
26
I.C.
PRE
Internally Connected. Leave floating for normal operation.
Preemphasis Enable Input. Drive PRE high to enable preemphasis.
PLL Supply Ground
PLLGND
27
V
CCPLL
PLL Supply Voltage. Bypass to PLLGND with 0.1μF and 0.001μF capacitors in parallel as close
to the device as possible, with the smallest value capacitor closest to the supply pin.
28
PWRDWN
LVTTL/LVCMOS Power-Down Input. Internally pulled down to GND.
29
CMF
Common-Mode Filter. Optionally connect a capacitor between CMF and ground to filter
common-mode switching noise.
30, 31
32
33
LVDSGND
OUT-
OUT+
LVDS Supply Ground
Inverting LVDS Serial-Data Output
Noninverting LVDS Serial-Data Output
34
V
CCLVDS
LVDS Supply Voltage. Bypass to LVDSGND with 0.1μF and 0.001μF capacitors in parallel as
close to the device as possible, with the smallest value capacitor closest to the supply pin.
35
RNG1
LVTTL/LVCMOS Frequency Range Select Input. Set to the frequency range that includes the
PCLK_IN frequency as shown in Table 3. Internally pulled down to GND.
36
RNG0
LVTTL/LVCMOS Frequency Range Select Input. Set to the frequency range that includes the
PCLK_IN frequency as shown in Table 3. Internally pulled down to GND.
EP
GND
Exposed Pad (TQFN Package Only). Connect to GND.
相關PDF資料 |
PDF描述 |
|---|---|
| MAX9316A | 1:5 Differential LVPECL/LVECL/ HSTL Clock and Data Driver |
| MAX9316AEWP | 1:5 Differential LVPECL/LVECL/ HSTL Clock and Data Driver |
| MAX9316 | Quadruple 2-Input Positive-NAND Gates 14-CFP -55 to 125 |
| MAX9316EUP | 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Driver |
| MAX9320B | 1:2 Differential PECL/ECL/LVPECL/LVECL Clock and Data Driver |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MAX9247_09 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:27-Bit, 2.5MHz-to-42MHz DC-Balanced LVDS Serializer |
| MAX9247_12 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:27-Bit, 2.5MHz-to-42MHz DC-Balanced LVDS Serializer |
| MAX9247ECM | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:27-Bit, 2.5MHz-to-42MHz DC-Balanced LVDS Serializer |
| MAX9247ECM/V | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:27-Bit, 2.5MHz-to-42MHz DC-Balanced LVDS Serializer |
| MAX9247ECM/V+ | 功能描述:串行器/解串器 - Serdes 27Bit 2.5-42MHz DC Blnc LVDS Serializer RoHS:否 制造商:Texas Instruments 類型:Deserializer 數(shù)據(jù)速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數(shù)量:1 輸出端數(shù)量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64 |
發(fā)布緊急采購，3分鐘左右您將得到回復。