- 您現在的位置：買賣IC網 > PDF目錄11685 > MAX9238EUM+T (Maxim Integrated Products)IC DESERIALIZER 21BIT 48TSSOP PDF資料下載
參數資料
| 型號： | MAX9238EUM+T |
| 廠商： | Maxim Integrated Products |
| 文件頁數： | 13/15頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DESERIALIZER 21BIT 48TSSOP |
| 產品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 2,500 |
| 功能： | 解串器 |
| 數據速率： | 1.386Gbps |
| 輸入類型： | LVDS |
| 輸出類型： | LVTTL，LVCMOS |
| 輸入數： | 3 |
| 輸出數： | 21 |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-TFSOP（0.240"，6.10mm 寬） |
| 供應商設備封裝： | 48-TSSOP |
| 包裝： | 帶卷 (TR) |
MAX9234/MAX9236/MAX9238
Hot-Swappable, 21-Bit, DC-Balanced LVDS
Deserializers
7
Maxim Integrated
Detailed Description
The MAX9234/MAX9236 operate at a parallel clock fre-
quency of 8MHz to 34MHz. The MAX9238 operates at a
parallel clock frequency of 16MHz to 66MHz. The tran-
sition times of the single-ended outputs are increased
on the MAX9234/MAX9236 for reduced EMI.
DC Balance
Data coding by the MAX9209/MAX9211/MAX9213/
MAX9215 serializers (which are companion devices to
the MAX9234/MAX9236/MAX9238 deserializers) limits
the imbalance of ones and zeros transmitted on each
channel. If +1 is assigned to each binary 1 transmitted
and -1 is assigned to each binary 0 transmitted, the varia-
tion in the running sum of assigned values is called the
digital sum variation (DSV). The maximum DSV for the
data channels is 10. At most, 10 more zeros than ones,
or 10 more ones than zeros, are transmitted. The maxi-
mum DSV for the clock channel is five. Limiting the DSV
and choosing the correct coupling capacitors maintains
differential signal amplitude and reduces jitter due to
droop on AC-coupled links.
To obtain DC balance on the data channels, the serial-
izer parallel data is inverted or not inverted, depending
on the sign of the digital sum at the word boundary.
Two complementary bits are appended to each group
of 7 parallel input data bits to indicate to the MAX9234/
MAX9236/MAX9238 deserializers whether the data bits
are inverted (see Figure 9). The deserializer restores
the original state of the parallel data. The LVDS clock
signal alternates duty cycles of 4/9 and 5/9, which
maintain DC balance.
AC-Coupling Benefits
Bit errors experienced with DC-coupling can be elimi-
nated by increasing the receiver common-mode voltage
range by AC-coupling. AC-coupling increases the com-
mon-mode voltage range of an LVDS receiver to nearly
the voltage rating of the capacitor. The typical LVDS dri-
ver output is 350mV centered on an offset voltage of
1.25V, making single-ended output voltages of 1.425V
and 1.075V. An LVDS receiver accepts signals from 0 to
2.4V, allowing approximately
±1V common-mode differ-
ence between the driver and receiver on a DC-coupled
link (2.4V - 1.425V = 0.975V and 1.075V - 0V = 1.075V).
Common-mode voltage differences may be due to
ground potential variation or common-mode noise. If
there is more than
±1V of difference, the receiver is not
guaranteed to read the input signal correctly and may
cause bit errors. AC-coupling filters low-frequency
ground shifts and common-mode noise and passes
high-frequency data. A common-mode voltage differ-
ence up to the voltage rating of the coupling capacitor
(minus half the differential swing) is tolerated. DC-bal-
anced coding of the data is required to maintain the dif-
ferential signal amplitude and limit jitter on an
AC-coupled link. A capacitor in series with each output
of the LVDS driver is sufficient for AC-coupling.
However, two capacitors—one at the serializer output
and one at the deserializer input—provide protection in
case either end of the cable is shorted to a high voltage.
RIN1
RxIN_ + OR
RxCLK IN+
RxIN_ - OR
RxCLK IN-
RIN1
1.2V
Figure 1. LVDS Input Circuit
RCIP
RxCLK OUT
ODD RxOUT
EVEN RxOUT
RISING-EDGE STROBE SHOWN.
Figure 2. Worst-Case Test Pattern
Table 1. Part Equivalent Table
PART
EQUIVALENT WITH DCB/NC = HIGH OR OPEN
OPERATING
FREQUENCY (MHz)
OUTPUT STROBE
MAX9234
MAX9210
8 to 34
Rising edge
MAX9236
MAX9220
8 to 34
Falling edge
MAX9238
MAX9222
16 to 66
Falling edge
相關PDF資料 |
PDF描述 |
|---|---|
| MAX9213EUM+T | IC SERIALIZER PROG 48-TSSOP |
| MS27473T24F35S | CONN PLUG 128POS STRAIGHT W/SCKT |
| MS27473T24A35S | CONN PLUG 128POS STRAIGHT W/SCKT |
| MAX9213EUM+TD | IC SERIALIZER PROG 48-TSSOP |
| R5F100LLAFA#V0 | MCU 16BIT 512KB FLASH 64LQFP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MAX9238EUM-TD | 功能描述:LVDS 接口集成電路 RoHS:否 制造商:Texas Instruments 激勵器數量:4 接收機數量:4 數據速率:155.5 Mbps 工作電源電壓:5 V 最大功率耗散:1025 mW 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-16 Narrow 封裝:Reel |
| MAX923C/D | 功能描述:校驗器 IC RoHS:否 制造商:STMicroelectronics 產品: 比較器類型: 通道數量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補償電壓（最大值）:6 mV 電源電流（最大值）:1350 nA 響應時間: 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel |
| MAX923CPA | 功能描述:校驗器 IC Dual Comparator w/1% Precision Ref RoHS:否 制造商:STMicroelectronics 產品: 比較器類型: 通道數量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補償電壓（最大值）:6 mV 電源電流（最大值）:1350 nA 響應時間: 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel |
| MAX923CPA+ | 功能描述:校驗器 IC Dual Comparator w/1% Precision Ref RoHS:否 制造商:STMicroelectronics 產品: 比較器類型: 通道數量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補償電壓（最大值）:6 mV 電源電流（最大值）:1350 nA 響應時間: 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel |
| MAX923CSA | 功能描述:校驗器 IC Dual Comparator w/1% Precision Ref RoHS:否 制造商:STMicroelectronics 產品: 比較器類型: 通道數量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補償電壓（最大值）:6 mV 電源電流（最大值）:1350 nA 響應時間: 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。