![](http://datasheet.mmic.net.cn/110000/MAX6854UK16D1-T_datasheet_3503566/MAX6854UK16D1-T_7.png)
MAX6854/MAX6855/MAX6856/MAX6858/MAX6860–MAX6869
Nanopower P Supervisory Circuits with
Manual Reset and Watchdog Timer
_______________________________________________________________________________________
7
MAX6861/MAX6862/MAX6863 Pin Description
PIN
MAX6861/
MAX6863
MAX6862
NAME
FUNCTION
11
CT
Reset Timeout Select Input. Connect CT low to select the D1 reset timeout output
period (see Tables 1 and 4). Connect CT high (normally VCC) to select the D3
reset timeout period.
22
GND
Ground
33
MR
Active-Low Manual Reset Input. Drive MR low to initiate a reset. The reset output
remains asserted while MR is held low and for the reset timeout period after MR
transitions high. Leave MR unconnected or connect to VCC if unused. MR is
internally pulled up to VCC through 10k
.
4—
RESET
Active-Low Open-Drain or Push-Pull Reset Output. RESET transitions from high to
low when VCC drops below the selected reset threshold or MR is pulled low.
RESET remains low for the reset timeout period after VCC exceeds the device
reset threshold and MR deasserts. Push-pull RESET outputs are referenced to
VCC. Open-drain RESET outputs require an external pullup resistor.
55
VCC
Supply Voltage. Input for VCC reset monitor. For noisy systems, bypass VCC with
a 0.1F capacitor to GND.
—4
RESET
Active-High Push-Pull Reset Output. RESET transitions from low to high when
VCC drops below the selected reset threshold or MR is pulled low. RESET
remains high for the reset timeout period after VCC exceeds the device reset
threshold and MR deasserts. RESET is referenced to VCC.