- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11565 > MAX5940CESA+ (Maxim Integrated Products)IC IEEE 802.3AF PD INTFC 8-SOIC PDF資料下載
參數(shù)資料
| 型號： | MAX5940CESA+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 12/15頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC IEEE 802.3AF PD INTFC 8-SOIC |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 100 |
| 控制器類型： | 供電設(shè)備接口控制器（PD） |
| 接口： | IEEE 802.3af |
| 電源電壓： | 48V |
| 電流 - 電源： | 1mA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SOIC |
| 包裝： | 管件 |
MAX5940A/MAX5940B/MAX5940C/MAX5940D
IEEE 802.3af PD Interface Controller
For Power-Over-Ethernet
6
_______________________________________________________________________________________
Pin Description
PIN
MAX5940A/
MAX5940C
MAX5940B/
MAX5940D
NAME
FUNCTION
1, 7
—
N.C.
No Connection. Not internally connected.
—1
UVLO
Undervoltage Lockout Programming Input for Power Mode. When UVLO is above its
threshold, the device enters power mode. Connect UVLO to VEE to use the default
undervoltage lockout threshold. Connect UVLO to an external resistor-divider to define a
threshold externally. The series resistance value of the external resistors must add to 25.5k
Ω
(±1%) and replaces the detection resistor. To keep the device in undervoltage lockout, pull
UVLO to between VTH,G,UVLO and VREF,UVLO.
22
RCLASS
Classification Setting. Add a resistor from RCLASS to VEE to set a PD class (see Tables 1
and 2).
33
GATE
Gate of Internal N-Channel Power MOSFET. GATE sources 10A when the device enters
power mode. Connect an external 100V ceramic capacitor (CGATE) from GATE to OUT to
program the inrush current. Pull GATE to VEE to turn off the internal MOSFET. The detection
and classification functions operate normally when GATE is pulled to VEE.
44
VEE
Negative Input Power. Source of the integrated isolation N-channel power MOSFET. Connect
VEE to -48V.
5
OUT
Output Voltage. Drain of the integrated isolation N-channel power MOSFET.
66
PGOOD
Power-Good Indicator Output, Active-High, Open-Drain. PGOOD is referenced to OUT.
PGOOD goes high impedance when VOUT is within 1.2V of VEE and when GATE is 5V above
VEE. Otherwise, PGOOD is pulled to OUT (given that VOUT is at least 5V below GND).
Connect PGOOD to the ON pin of a downstream DC-DC converter.
—7
PGOOD
Power-Good Indicator Output, Active-Low, Open-Drain.
PGOOD is referenced to VEE.
PGOOD is pulled to VEE when VOUT is within 1.2V of VEE and when GATE is 5V above VEE.
Otherwise,
PGOOD goes high impedance. Connect PGOOD to the ON pin of a downstream
DC-DC converter.
8
GND
Ground. GND is the positive input terminal.
Detailed Description
Operating Modes
The PD front-end section of the MAX5940_ operates in 3
different modes, PD detection signature, PD classifica-
tion, and PD power, depending on its input voltage (VIN =
GND - VEE). All voltage thresholds are designed to oper-
ate with or without the optional diode bridge while still
complying with the IEEE 802.3af standard (see Figure 4).
Detection Mode (1.4V
≤ VIN ≤ 10.1V)
In detection mode, the power source equipment (PSE)
applies two voltages on VIN in the range of 1.4V to 10.1V
(1V step minimum), and then records the current mea-
surements at the two points. The PSE then computes
ΔV/ΔI to ensure the presence of the 25.5kΩ signature
resistor. In this mode, most of the MAX5940_ internal cir-
cuitry is off and the offset current is less than 10A.
If the voltage applied to the PD is reversed, install pro-
tection diodes on the input terminal to prevent internal
damage to the MAX5940_ (see the Typical Application
Circuits). Since the PSE uses a slope technique (
ΔV/ΔI)
to calculate the signature resistance, the DC offset due
to the protection diodes is subtracted and does not
affect the detection process.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX5940AESA+ | IC IEEE 802.3AF PD INTFC 8-SOIC |
| MAX5940AESA+T | IC IEEE 802.3AF PD INTFC 8-SOIC |
| MAX5940CESA+T | IC IEEE 802.3AF PD INTFC 8-SOIC |
| PIC16C621A-04/SS | IC MCU OTP 1KX14 COMP 20SSOP |
| PIC12C508-04E/P | IC MCU OTP 512X12 8DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX5940CESA+ | 功能描述:輸入/輸出控制器接口集成電路 IEEE 802.3af PD Int Controller RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| MAX5940CESA+T | 功能描述:輸入/輸出控制器接口集成電路 IEEE 802.3af PD Int Controller RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| MAX5940CESA-T | 功能描述:輸入/輸出控制器接口集成電路 RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| MAX5940DESA | 功能描述:輸入/輸出控制器接口集成電路 RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| MAX5940DESA+ | 功能描述:輸入/輸出控制器接口集成電路 IEEE 802.3af PD Int Controller RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。