- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10831 > MAX5894EGK+TD (Maxim Integrated Products)IC DAC 14BIT DUAL 500MSPS 68-QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | MAX5894EGK+TD |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 9/32頁 |
| 文件大小： | 0K |
| 描述： | IC DAC 14BIT DUAL 500MSPS 68-QFN |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 設(shè)置時(shí)間： | 11ns |
| 位數(shù)： | 14 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 886mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 68-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 68-QFN 裸露焊盤（10x10） |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 2 電流，單極 |
| 采樣率（每秒）： | 500M |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Address 07h
Bit 7
Logic 0 (default) adds the 10 bits offset cur-
rent to OUTIN. A logic 1 adds the 10 bits off-
set current to OUTIP.
Address 08h
Bits 7–0
These eight bits define the binary number for
fine-gain adjustment of the QDAC full-scale
current (see the
Gain Adjustment section). Bit
7 is the MSB. Default is all zeros.
Address 09h
Bits 3–0
These four bits define the binary number for
the coarse-gain adjustment of the QDAC full-
scale current (see the
Gain Adjustment sec-
tion). Bit 3 is the MSB. Default is all ones.
Address 0Ah, Bits 7–0; Address 0Bh, Bit 1 and Bit 0
These 10 bits represent a binary number that
defines the magnitude of the offset added to
the QDAC output (see the
Offset Adjustment
section). Default is all zeros.
Address 0Bh
Bit 7
Logic 0 (default) adds the 10 bits offset to
OUTQN. A logic 1 adds the 10 bits offset to
OUTQP.
Offset Adjustment
Offset adjustment is achieved by adding a digital code to
the DAC inputs. The code OFFSET (see equation below),
as stored in the relevant control registers, has a range
from 0 to 1023 and a sign bit. The applied DAC offset is
stored in the register, providing an offset adjustment
range of ±1023 LSB codes. The resolution is 1 LSB.
Gain Adjustment
Gain adustment is peformed by varying the full-scale
current according to the following formula:
where IREF is the reference current (see the Reference
Input/Output section). COARSE is the register content
of registers 05h and 09h for the I- and Q-channel,
respectively. FINE is the register content of register 04h
and 08h for the I- and Q-channel, respectively. The
range of coarse is from 0 to 15, with 15 being the
default. The range for FINE is from 0 to 255 with 0
being the default. The gain can be adjusted in steps of
approximately 0.01dB.
Single-Port/Dual-Port Data-Input Modes
The MAX5894 is capable of capturing data in single-
port and dual-port modes (selected through bit 6,
address 02h). In single-port mode, the data for both
DAC channels is latched on the A port (A13–A0).
The channel for the input data is determined by the
state of the SELIQ/B13 (pin 26) bit. When SELIQ is set
to logic-high, the input data is presented to the
I-channel, when set to logic-low, the input data is
presented to the Q-channel. The unused B-port inputs
(DATACLK/B12, B11–B0) should be grounded when
running in single-port mode.
Dual-port mode, as the name implies, requires that
each channel receives its data from a separate data
bus. SELIQ/B13 and DATACLK/B12 revert to data bit
inputs for the Q-channel in dual-port mode.
The MAX5894 control registers can be programmed to
allow either signed or unsigned binary format (bit 7,
address 02h) data in either single-port or dual-port
mode. Table 3 shows the corresponding DAC output
levels when using signed or unsigned data modes.
Data Synchronization Modes
Data synchronization circuitry is provided to allow oper-
ation with an input data clock. The data clock must be
frequency locked to the DAC clock (fDAC), but can
have arbitrary phase with respect to the DAC clock.
The synchronization circuitry allows for phase jitter on
the input data clock of up to ±1 data clock cycles.
Synchronization is initially established when the reset
pin is asynchronously deasserted and the input data
clock has been running for at least four clock cycles.
Subsequently, the MAX5894 monitors the phase rela-
I
COARSE
I
FINE
OUTFS
REF
=
×
+
×
3
4
1
16
3
32
256
1024
24
I
OFFSET
I
OFFSET
OUTFS
=×
2
14
MAX5894
14-Bit, 500Msps, Interpolating and Modulating
Dual DAC with CMOS Inputs
______________________________________________________________________________________
17
DIGITAL INPUT CODE
OFFSET
BINARY
(UNSIGNED)
TWO'S
COMPLEMENT
(SIGNED)
OUT_P
OUT_N
00 0000 0000 0000
10 0000 0000 0000
0
IOUTFS
01 1111 1111 1111
00 0000 0000 0000
IOUTFS/2
11 1111 1111 1111
01 1111 1111 1111
IOUTFS
0
Table 3. DAC Output Code Table
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B3K-MX-F1 | CONVERTER MOD DC/DC 40V 75W |
| VE-B3J-MX-F3 | CONVERTER MOD DC/DC 36V 75W |
| MAX5155AEPE+ | IC DAC 12BIT DUAL LP SER 16-DIP |
| VE-B3J-MX-F2 | CONVERTER MOD DC/DC 36V 75W |
| JBXFD00G04MSSDPR | CONN PLUG 4POS STRAIGHT SOLDER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX5894EVCMOD2 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC Evaluation Kit for the MAX5893/MAX5894/MAX5895 RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX5894EVKIT | 功能描述:數(shù)模轉(zhuǎn)換器- DAC Evaluation Kit for the MAX5893/MAX5894/MAX5895 RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX5895EGK+D | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 16-Bit 2Ch 500Msps DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX5895EGK+TD | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 16-Bit 2Ch 500Msps DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX5895EGK-D | 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。