- 您現在的位置：買賣IC網 > PDF目錄2011 > MAX5864ETM+T (Maxim Integrated Products)IC ANLG FRONT END 22MSPS 48-TQFN PDF資料下載
參數資料
| 型號： | MAX5864ETM+T |
| 廠商： | Maxim Integrated Products |
| 文件頁數： | 10/26頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ANLG FRONT END 22MSPS 48-TQFN |
| 產品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 2,500 |
| 位數： | 10 |
| 通道數： | 4 |
| 功率（瓦特）： | 2.10W |
| 電壓 - 電源，模擬： | 2.7 V ~ 3.3 V |
| 電壓 - 電源，數字： | 1.8 V ~ 3.3 V |
| 封裝/外殼： | 48-WFQFN 裸露焊盤 |
| 供應商設備封裝： | 48-TQFN-EP（7x7） |
| 包裝： | 帶卷 (TR) |
MAX5864
Mode Recovery Timing
Figure 6 shows the mode recovery timing diagram.
TWAKE is the wake-up time when exiting shutdown, idle,
or standby mode and entering into Rx, Tx, or Xcvr
mode. tENABLE is the recovery time when switching
between any Rx, Tx, or Xcvr mode. tWAKE or tENABLE is
the time for the ADC to settle within 1dB of specified
SINAD performance and DAC settling to 10 LSB error.
tWAKE or tENABLE times are measured after the 8-bit
serial command is latched into the MAX5864 by CS
transition high. tENABLE for Xcvr mode is dominated by
the DAC wake-up time. The recovery time is 10s to
switch between Xcvr, Tx, or Rx modes. The recovery
time is 40s to switch from shutdown or standby mode
to Xcvr mode.
System Clock Input (CLK)
CLK input is shared by both the ADCs and DACs. It
accepts a CMOS-compatible signal level set by OVDD
from 1.8V to VDD. Since the interstage conversion of the
device depends on the repeatability of the rising and
falling edges of the external clock, use a clock with low
jitter and fast rise and fall times (<2ns). Specifically,
sampling occurs on the rising edge of the clock signal,
requiring this edge to provide the lowest possible jitter.
Any significant clock jitter limits the SNR performance
of the on-chip ADCs as follows:
where fIN represents the analog input frequency and
tAJ is the time of the clock jitter.
SNR
tt
IN
AJ
=×
××
×
20
1
2
log
π
Ultra-Low-Power, High Dynamic-
Performance, 22Msps Analog Front End
18
______________________________________________________________________________________
Figure 5. 3-Wire Serial Interface Timing Diagram
MSB
CS
SCLK
DIN
LSB
tCSW
tCS
tCP
tCSS
tCL
tCH
tDS
tDH
Figure 6. MAX5864 Mode Recovery Timing Diagram
CS
SCLK
DIN
ID/QD
DAO–DA7
8-BIT DATA
ADC DIGITAL OUTPUT.
SINAD SETTLES WITHIN 1dB
DAC ANALOG OUTPUT. OUTPUT
SETTLES TO 10 LSB ERROR
tWAKE, SD, ST_ (Rx) OR tENABLE, Rx
tWAKE, SD, ST_ (Tx) OR tENABLE, TX
相關PDF資料 |
PDF描述 |
|---|---|
| MAX5865ETM+T | IC ANLG FRONT END 40MSPS 48-TQFN |
| MAX5866ETM+ | IC ANLG FRONT END 60MSPS 48-TQFN |
| MAX5873EGK+D | IC DAC 12BIT 200MSPS DUAL 68-QFN |
| MAX5874EGK+D | IC DAC 14BIT 200MSPS DUAL 68-QFN |
| MAX5875EGK+D | IC DAC 16BIT DUAL 200MSPS 68-QFN |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MAX5865ETM | 功能描述:ADC / DAC多通道 RoHS:否 制造商:Texas Instruments 轉換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| MAX5865ETM+ | 功能描述:ADC / DAC多通道 10-Bit 2Ch 40Msps CODEC/AFE RoHS:否 制造商:Texas Instruments 轉換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| MAX5865ETM+T | 功能描述:ADC / DAC多通道 10-Bit 2Ch 40Msps CODEC/AFE RoHS:否 制造商:Texas Instruments 轉換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-40 |
| MAX5865ETM-D | 制造商:Maxim Integrated Products 功能描述:DUAL 10BIT DAC & DUAL 8BIT ADC 40MSPS CODEC - Rail/Tube |
| MAX5865ETM-T | 功能描述:ADC / DAC多通道 RoHS:否 制造商:Texas Instruments 轉換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-40 |
發(fā)布緊急采購，3分鐘左右您將得到回復。