參數(shù)資料
型號: MAX5732BUTN+T
廠商: Maxim Integrated Products
文件頁數(shù): 2/28頁
文件大?。?/td> 0K
描述: IC DAC 16BIT 32CHAN SER 56-TQFN
產(chǎn)品培訓模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝: 2,500
設置時間: 20µs
位數(shù): 16
數(shù)據(jù)接口: MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 32
電壓電源: 模擬和數(shù)字
功率耗散(最大): 2.5W
工作溫度: 0°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 56-WFQFN 裸露焊盤
供應商設備封裝: 56-TQFN-EP(8x8)
包裝: 帶卷 (TR)
輸出數(shù)目和類型: 32 電壓,單極
采樣率(每秒): *
MAX5732–MAX5735
32-Channel, 16-Bit, Voltage-Output
DACs with Serial Interface
10
______________________________________________________________________________________
TIMING CHARACTERISTICS—DVDD = +2.7V to +5.25V
(Figures 2 and 3, AVDD = +4.75V to +5.25V, DVDD = +2.7V to +5.25V, AGND = DGND = REFGND = GS = 0, TA = TMIN to TMAX,
unless otherwise noted. Typical values are at TA = +25°C.)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Serial Clock Frequency
fSCLK
0
25
MHz
SCLK Pulse-Width High
tCH
10
ns
SCLK Pulse-Width Low
tCL
10
ns
SCLK Fall to
CS Fall Setup Time
tSCS
10
ns
CS Fall to SCLK Fall Setup Time
tCSS
10
ns
CS Rise to SCLK Fall
tCS1
At end of cycle in SPI mode only
18
ns
SCLK Fall to
CS Rise Setup Time
tCS2
0ns
DIN to SCLK Fall Setup Time
tDS
10
ns
DIN to SCLK Fall Hold Time
tDH
2ns
SCLK Fall to DOUT Fall
tSCL
Load capacitance = 20pF (Note 9)
35
ns
SCLK Fall to DOUT Rise
tSDH
Load capacitance = 20pF (Note 9)
35
ns
CS Pulse-Width High
tCSPWH
50
ns
CS Pulse-Width Low
tCSPWL
20
ns
LDAC Pulse-Width Low
tLDAC
20
ns
CLR Pulse-Width Low
tCLR
20
ns
TIMING CHARACTERISTICS—DVDD = +4.75V to +5.25V
(Figures 2 and 3, AVDD = +4.75V to +5.25V, DVDD = +4.75V to +5.25V, AGND = DGND = REFGND = GS = 0, TA = TMIN to TMAX,
unless otherwise noted. Typical values are at TA = +25°C.)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Serial Clock Frequency
fSCLK
033
MHz
SCLK Pulse-Width High
tCH
10
ns
SCLK Pulse-Width Low
tCL
10
ns
SCLK Fall to
CS Fall Setup Time
tSCS
6ns
CS Fall to SCLK Fall Setup Time
tCSS
5ns
CS Rise to SCLK Fall
tCS1
At end of cycle in SPI mode only
15
ns
SCLK Fall to
CS Rise Setup Time
tCS2
0ns
DIN to SCLK Fall Setup Time
tDS
10
ns
DIN to SCLK Fall Hold Time
tDH
2ns
SCLK Fall to DOUT Fall
tSCL
Load capacitance = 20pF
20
ns
SCLK Fall to DOUT Rise
tSDH
Load capacitance = 20pF
20
ns
CS Pulse-Width High
tCSPWH
50
ns
CS Pulse-Width Low
tCSPWL
20
ns
LDAC Pulse-Width Low
tLDAC
20
ns
CLR Pulse-Width Low
tCLR
20
ns
Note 9: The maximum clock frequency (fSCLK) is 10MHz in daisy-chain mode when DVDD < 4.75V.
相關PDF資料
PDF描述
VI-B3P-MX-F2 CONVERTER MOD DC/DC 13.8V 75W
VI-B3P-MX-F1 CONVERTER MOD DC/DC 13.8V 75W
ADM4854ARZ IC TXRX RS-485422 115KBPS 8-SOIC
VI-B3P-MW CONVERTER MOD DC/DC 13.8V 100W
MAX5888AEGK+TD IC DAC 16BIT 3.3V 500MSPS 68-QFN
相關代理商/技術參數(shù)
參數(shù)描述
MAX5732CCTN 制造商:Maxim Integrated Products 功能描述:16-BIT 32 CHANNEL 0 - 5V VOUT DAC - Rail/Tube
MAX5732CUCB 制造商:Maxim Integrated Products 功能描述:16-BIT 32 CHANNEL 0 - 5V VOUT DAC - Rail/Tube
MAX5732CUTN 制造商:Maxim Integrated Products 功能描述:16-BIT 32 CHANNEL 0 - 5V VOUT DAC - Rail/Tube
MAX5733ACTN 制造商:Maxim Integrated Products 功能描述:16-BIT 32 CHANNEL 0 - +10V VOUT DAC - Rail/Tube
MAX5733ACTN-T 制造商:Maxim Integrated Products 功能描述:16-BIT 32 CHANNEL 0 - +10V VOUT DAC - Tape and Reel