<li id="4iz96"><var id="4iz96"></var></li>
      <form id="4iz96"></form>
      <xmp id="4iz96">
        <thead id="4iz96"></thead>

        參數(shù)資料
        型號(hào): MAX5259
        廠商: Maxim Integrated Products, Inc.
        英文描述: EPS300 3/8 BK 48 12/BOX RoHS Compliant: Yes
        中文描述: +3V/+5V、低功耗、8位八通道DAC,帶有滿擺幅輸出緩沖器
        文件頁數(shù): 10/20頁
        文件大?。?/td> 509K
        代理商: MAX5259
        M
        +3V/+5V, Low-Power, 8-Bit Octal DAC
        with Rail-to-Rail Output Buffers
        10
        ______________________________________________________________________________________
        Detailed Description
        Serial Interface
        At power-on, the serial interface and all DACs are
        cleared and set to code zero. The serial data output
        (DOUT) is set to transition on SCLK
        s falling edge.
        The MAX5258/MAX5259 communicate with micro-
        processors (μPs) through a synchronous, 3-wire inter-
        face (Figure 1). Data is sent MSB first and can be
        transmitted in two 4-bit and one 8-bit (byte) packets, or
        one 16-bit word. The first two bits are ignored. A 4-wire
        interface adds a line for
        LDAC
        , allowing asynchronous
        updating. Data is transmitted and received simultane-
        ously.
        Figure 2 shows the detailed serial-interface timing. Note
        that the clock should be low if it is stopped between
        updates. DOUT does not go into a high-impedance state
        if the clock idles or
        CS
        is high.
        Serial data is clocked into the data registers in MSB-first
        format, with the address and configuration information
        preceding the actual DAC data. Data is clocked in on
        SCLK
        s rising edge while
        CS
        is low. Data at DOUT is
        clocked out 16 clock cycles later, either at SCLK
        s falling
        edge (default or mode 0) or rising edge (mode 1).
        CS
        must be low to enable the device. If
        CS
        is high, the
        interface is disabled and DOUT remains unchanged.
        CS
        must go low at least 40ns before the first rising edge
        of the clock pulse to properly clock in the first bit. With
        CS
        low, data is clocked into the MAX5258/MAX5259
        s
        internal shift register on the rising edge of the external
        serial clock. Always clock in the full 16 bits.
        Serial Input Data Format and Control Codes
        The 16-bit serial input format, shown in Figure 3, com-
        prises two
        don
        t care
        bits, three DAC address bits (A2,
        A1, A0), three control bits (C2, C1, C0), and eight data
        bits (D7
        D0). The 6-bit address/control code configures
        the DAC as shown in Table 1.
        Pin Description
        PIN
        1
        2
        3
        4
        5
        NAME
        OUTB
        OUTA
        GND
        V
        DD
        REF
        FUNCTION
        DAC B Voltage Output
        DAC A Voltage Output
        Ground
        Power Supply
        Reference Voltage Input
        6
        LDAC
        Load DAC Input. Driving this asynchronous input low transfers the contents of each input register
        to its respective DAC registers.
        7
        8
        9
        10
        OUTE
        OUTF
        OUTG
        OUTH
        DAC E Voltage Output
        DAC F Voltage Output
        DAC G Voltage Output
        DAC H Voltage Output
        11
        CS
        Chip Select Input. Data is shifted in and out when
        CS
        is low. Programming commands are executed
        when
        CS
        returns high.
        12
        SCLK
        Serial Clock Input. Data is clocked in on the rising edge and clocked out on the falling edge
        (default) or rising edge (A2 = 1; see Table 1).
        13
        DIN
        Serial Data Input. Data is clocked in on the rising edge of SCLK.
        14
        DOUT
        Serial Data Output. Sinks and sources current. Data at DOUT can be clocked out on the falling
        edge (mode 0) or rising edge (mode 1) of SCLK (Table 1).
        15
        16
        OUTD
        OUTC
        DAC D Voltage Output
        DAC C Voltage Output
        相關(guān)PDF資料
        PDF描述
        MAX5258EEE CONNECTOR ACCESSORY
        MAX5258 Low Power 5V RS232 Dual Driver/Receiver with 0.1?μF Capacitors; Package: SO; No of Pins: 16; Temperature Range: -40?°C to 85?°C
        MAX5259EEE Low Power 5V RS232 Dual Driver/Receiver with 0.1?μF Capacitors; Package: SO; No of Pins: 16; Temperature Range: -40?°C to 85?°C
        MAX526DCWG Galibrated Quad 12-Bit Voltage-Output D/A Converters
        MAX527 Galibrated Quad 12-Bit Voltage-Output D/A Converters
        相關(guān)代理商/技術(shù)參數(shù)
        參數(shù)描述
        MAX5259EEE 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-Bit 8Ch Precision DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
        MAX5259EEE+ 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-Bit 8Ch Precision DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
        MAX5259EEE+ 制造商:Maxim Integrated Products 功能描述:DAC OCTAL LOW POWER 5259 QSOP16
        MAX5259EEE+T 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-Bit 8Ch Precision DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
        MAX5259EEE-T 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-Bit 8Ch Precision DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube