- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11697 > MAX3892ETH+ (Maxim Integrated Products)IC 4:1 SERIALIZER SONET 44-TQFN PDF資料下載
參數(shù)資料
| 型號(hào)： | MAX3892ETH+ |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 10/11頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC 4:1 SERIALIZER SONET 44-TQFN |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 43 |
| 功能： | 串行器 |
| 數(shù)據(jù)速率： | 2.7Gbps |
| 輸入類型： | LVDS |
| 輸出類型： | CML |
| 輸入數(shù)： | 4 |
| 輸出數(shù)： | 1 |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-WFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 44-TQFN-EP（7x7） |
| 包裝： | 管件 |
MAX3892
latching high FIFOERROR. To clear this condition,
RESET must be asserted high for at least 4UI. FIFOER-
ROR may be tied directly to the RESET input to recen-
ter the FIFO. After reset, the full elastic range of the
FIFO is available again.
Frequency Synthesizer
The PLL synthesizes a 2.5Gbps/2.7Gbps clock (SCLKO) from
an external reference clock. The PLL reference clock (RCLK)
may be 622.08MHz/666.53MHz, 155.52MHz/166.6MHz,
77.76MHz/83.3MHz or 38.88MHz/41.65MHz as determined
by CLKSET and RATESET. See Table 2 for the reference fre-
quency selection. The parallel output clock PCLKO is also
derived from the synthesizer to be SCLKO divided by 4. A
TTL-compatible loss-of-lock indicator, LOL, goes low when the
VCO is unable to lock to the reference frequency. Frequency
difference on RCLK with respect to the divided down SCLKO
greater than 500ppm is indicated by a low state on LOL.
When the frequency difference between the clocks is less
than 250ppm, LOL high indicates a lock condition.
System Loopback
The MAX3892 is designed to allow system loop-back
testing. The loop-back outputs (SLBO+, SLBO-) of the
MAX3892 may be directly connected to the loop-back
inputs of a deserializer (such as the MAX3882) for sys-
tem diagnostics. Alternatively, the SLBO pins can be
programmed to provide a 622MHz reference clock.
This reference clock can provide a clock hold-over sig-
nal to a clock and data recovery (CDR) circuit in the
event of loss of signal (LOS).
Design Procedure
Clock Mode Selection
The frequencies of the MAX3892 can be set up using
CLKSET, RATESET, and MODE as shown in Tables 2
and 3.
Layout Techniques
For best performance, use good high-frequency layout
techniques. Filter voltage supplies and keep ground
connections short. Use multiple vias where possible.
Also, use controlled-impedance transmission lines to
interface with the MAX3892 clock and data inputs and
outputs.
Exposed-Pad Package
The EP 44-pin QFN incorporates features that provide a
very low thermal-resistance path for heat removal from
the IC to a PC board. The MAX3892’s EP must be sol-
dered directly to a ground plane with good thermal
conductance.
+3.3V, 2.5Gbps/2.7Gbps, SDH/SONET 4:1
Serializer with Clock Synthesis
8
_______________________________________________________________________________________
SLBPD
SLBEN
SLBO
± OUTPUT
VIL
X
Power-Down SLBO Output
VIH
VIL
622MHz/667MHz Clock
Output
VIH
2.5Gbps/2.7Gbps System
Loop-Back Output
Table 1. Loop-Back Operation Mode
CLKSET
RATESET
RCLK
± FREQUENCY (MHz)
VCC
666
VCC
GND
622
VCC
166.5
OPEN
GND
155.52
VCC
83.25
30k
Ω to GND
GND
77.76
VCC
41.63
GND
38.88
Table 2. Setting the Reference Clock
Frequency
MODE
RATESET
PCLKI
±
FREQUENCY
(MHz)
SCLKO
±
FREQUENCY
(GHz)
VCC
666Hz
2.666
VCC
GND
622Hz
2.488
VCC
666Hz
Disabled
OPEN
GND
622Hz
Disabled
VCC
333Hz
Disabled
30k
Ω
to
GND
311Hz
Disabled
VCC
333Hz
2.666
GND
311Hz
2.488
Table 3. Setting the Clock Mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V72C24H150BL3 | CONVERTER MOD DC/DC 24V 150W |
| MAX3681EAG+ | IC 1:4 DESERIALIZR W/LVDS 24SSOP |
| MAX9217ETM+ | IC SERIALIZER LVDS 48-TQFN |
| MAX9242EUM+ | SEMICONDUCTOR OTHER |
| MAX3680EAI+ | IC DESERIALZR 622MBPS TTL 28SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX3892ETH+ | 功能描述:串行器/解串器 - Serdes 3.3V 2.5/2.7Gbps SDH /SONET 4:1 Serial RoHS:否 制造商:Texas Instruments 類型:Deserializer 數(shù)據(jù)速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數(shù)量:1 輸出端數(shù)量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64 |
| MAX3892ETH+D | 制造商:Maxim Integrated Products 功能描述:3.3V 2.5GBPS/2.7GBPS SDH/SONET 4: - Rail/Tube |
| MAX3892ETH+T | 功能描述:串行器/解串器 - Serdes 3.3V 2.5/2.7Gbps SDH /SONET 4:1 Serial RoHS:否 制造商:Texas Instruments 類型:Deserializer 數(shù)據(jù)速率:1.485 Gbit/s 輸入類型:ECL/LVDS 輸出類型:LVCMOS 輸入端數(shù)量:1 輸出端數(shù)量:20 工作電源電壓:2.375 V to 2.625 V 工作溫度范圍:0 C to + 70 C 封裝 / 箱體:TQFP-64 |
| MAX3892ETH+TD | 制造商:Maxim Integrated Products 功能描述:3.3V 2.5GBPS/2.7GBPS SDH/SONET 4: - Tape and Reel |
| MAX389C/D | 功能描述:多路器開(kāi)關(guān) IC RoHS:否 制造商:Texas Instruments 通道數(shù)量:1 開(kāi)關(guān)數(shù)量:4 開(kāi)啟電阻（最大值）:7 Ohms 開(kāi)啟時(shí)間（最大值）: 關(guān)閉時(shí)間（最大值）: 傳播延遲時(shí)間:0.25 ns 工作電源電壓:2.3 V to 3.6 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UQFN-16 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。