參數(shù)資料
型號(hào): MAX3625ACUG+
廠商: MAXIM INTEGRATED PRODUCTS INC
元件分類: 時(shí)鐘產(chǎn)生/分配
英文描述: 318.75 MHz, OTHER CLOCK GENERATOR, PDSO24
封裝: ROHS COMPLIANT, TSSOP-24
文件頁數(shù): 1/10頁
文件大?。?/td> 305K
代理商: MAX3625ACUG+
MAX3625A
Low-Jitter, Precision Clock
Generator with Three Outputs
________________________________________________________________
Maxim Integrated Products
1
19-4626; Rev 0; 5/09
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,
or visit Maxim’s website at www.maxim-ic.com.
EVALUATION
KIT
AVAILABLE
General Description
The MAX3625A is a low-jitter, precision clock generator
optimized for networking applications. The device inte-
grates a crystal oscillator and a phase-locked loop
(PLL) clock multiplier to generate high-frequency clock
outputs for Ethernet, 10G Fibre Channel, and other net-
working applications.
Maxim’s proprietary PLL design features ultra-low jitter
and excellent power-supply noise rejection, minimizing
design risk for network equipment.
The MAX3625A has three LVPECL outputs. Selectable
output dividers and a selectable feedback divider allow
a range of output frequencies.
Applications
Ethernet Networking Equipment
Fibre Channel Storage Area Network
Features
Crystal Oscillator Interface: 24.8MHz to 27MHz
CMOS Input: Up to 320MHz
Output Frequencies
Ethernet: 62.5MHz, 125MHz, 156.25MHz, 312.5MHz
10G Fibre Channel: 159.375MHz, 318.75MHz
Low Jitter
0.14psRMS (1.875MHz to 20MHz)
0.36psRMS (12kHz to 20MHz)
Excellent Power-Supply Noise Rejection
No External Loop Filter Capacitor Required
Ordering Information
CRYSTAL
OSCILLATOR
LVCMOS
DIVIDERS:
M = 24, 25
NA = 10, 2, 4, 5
NB = 10, 2, 4, 5
REF_IN
X_IN
X_OUT
0
1
0
1
PFD
FILTER
RESET
RESET LOGIC/POR
DIVIDER
M
RESET
DIVIDER
NB
DIVIDER
NA
VCO
620MHz TO 648MHz
LVPECL
BUFFER
QA
QA_OE
QA
LVPECL
BUFFER
QB1
LVPECL
BUFFER
QB0
FB_SEL
QB_OE
QB0
SELB[1:0]
SELA[1:0]
IN_SEL
BYPASS
MR
MAX3625A
SELA[1:0]
RESET
SELB[1:0]
FB_SEL
BYPASS
33pF
27pF
Block Diagram
+
Denotes a lead(Pb)-free/RoHS-compliant package.
Pin Configuration and Typical Application Circuit appear at
end of data sheet.
PART
TEMP RANGE
PIN-PACKAGE
MAX3625ACUG+
0
°C to +70°C
24 TSSOP
相關(guān)PDF資料
PDF描述
MAZ3330-L 32 V, 0.2 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE, TO-236
MAZE062DG 6.2 V, 0.15 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE
MAZS140 14 V, 0.15 W, SILICON, UNIDIRECTIONAL VOLTAGE REGULATOR DIODE
MB18S-TP 1 A, 80 V, SILICON, BRIDGE RECTIFIER DIODE
MB1S 0.8 A, 100 V, SILICON, BRIDGE RECTIFIER DIODE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX3625ACUG+ 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Low Jitter Precision w/Four Outputs RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
MAX3625ACUG+T 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Not Available From Mouser RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
MAX3625BEUG+ 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Low Jitter Precision w/Four Outputs RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
MAX3625BEUG+T 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Low Jitter Precision w/Four Outputs RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
MAX3625BEVKIT+ 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 Not Available From Mouser RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56