![](http://datasheet.mmic.net.cn/Maxim-Integrated-Products/MAX3280EAUK-T_datasheet_98229/MAX3280EAUK-T_1.png)
MAX3280E/MAX3281E/
MAX3283E/MAX3284E
±15kV ESD-Protected 52Mbps, 3V to 5.5V, SOT23
RS-485/RS-422 True Fail-Safe Receivers
19-2320; Rev 2; 12/12
For pricing, delivery, and ordering information, please contact Maxim Direct
at 1-888-629-4642, or visit Maxim’s website at www.maximintegrated.com.
General Description
The MAX3280E/MAX3281E/MAX3283E/MAX3284E are
single receivers designed for RS-485 and RS-422 com-
munication. These devices guarantee data rates up to
52Mbps, even with a 3V power supply. Excellent propa-
gation delay (15ns max) and package-to-package
skew time (8ns max) make these devices ideal for mul-
tidrop clock distribution applications.
The MAX3280E/MAX3281E/MAX3283E/MAX3284E
have true fail-safe circuitry, which guarantees a logic-
high receiver output when the receiver inputs are
opened or shorted. The receiver output will be a logic
high if all transmitters on a terminated bus are disabled
(high impedance). These devices feature 1/4-unit-load
receiver input impedance, allowing up to 128 receivers
on the same bus.
The MAX3280E is a single receiver available in a 5-pin
SOT23 package. The MAX3281E/MAX3283E single
receivers have a receiver enable (EN or EN) function
and are offered in a 6-pin SOT23 package. The
MAX3284E features a voltage logic pin that allows com-
patibility with low-voltage logic levels, as in digital
FPGAs/ASICs. On the MAX3284E, the voltage threshold
for a logic high is user-defined by setting VL in the
range from 1.65V to VCC. The MAX3284E is also
offered in a 6-pin SOT23 package.
Applications
Clock Distribution
Telecom Racks
Base Stations
Industrial Control
Local Area Networks
Features
o ESD Protection:
±15kV Human Body Model
±6kV IEC 1000-4-2, Contact Discharge
±12kV IEC 1000-4-2, Air-Gap Discharge
o Guaranteed 52Mbps Data Rate
o Guaranteed 15ns Receiver Propagation Delay
o Guaranteed 2ns Receiver Skew
o Guaranteed 8ns Package-to-Package Skew Time
o VL Pin for Connection to FPGAs/ASICs
o Allow Up to 128 Transceivers on the Bus
(1/4-unit-load)
o Tiny SOT23 Package
o True Fail-Safe Receiver
o -7V to +12V Common-Mode Range
o 3V to 5.5V Power-Supply Range
o Enable (High and Low) Pins for Redundant
Operation
o Three-State Output Stage (MAX3281E/MAX3283E)
o Thermal Protection Against Output Short Circuit
Ordering Information
Pin Configurations appear at end of data sheet.
PART
TEMP RANGE
PIN-
PACKAGE
TOP
MARK
MAX3280EAUK+T
-40°C to +125°C 5 SOT23
+ADVM
MAX3280EAUK/V+T -40°C to +125°C 5 SOT23
+AFME
MAX3281EAUT+T
-40°C to +125°C 6 SOT23
+ABAT
MAX3283EAUT+T
-40°C to +125°C 6 SOT23
+ABAU
MAX3284EAUT+T
-40°C to +125°C 6 SOT23
+ABAV
Selector Guide
PART
VL
ENABLE
DATA RATE
PACKAGE
MAX3280E
—
52Mbps
5-Pin SOT23
MAX3281E
—
Active High
52Mbps
6-Pin SOT23
MAX3283E
—
Active Low
52Mbps
6-Pin SOT23
MAX3284E
—
52Mbps (Note 1)
6-Pin SOT23
Note 1: MAX3284E data rate is dependent on VL.
+
Denotes a lead(Pb)-free/RoHS-compliant package.
T = Tape and reel.
/V denotes an automotive qualified part.