參數(shù)資料
型號: MAX3269CUB+T
廠商: Maxim Integrated Products
文件頁數(shù): 4/17頁
文件大?。?/td> 0K
描述: IC AMP LIMITING 1.25GBPS 10-UMAX
標準包裝: 2,500
類型: 限幅放大器
應用: 光纖學網(wǎng)絡(luò)
安裝類型: 表面貼裝
封裝/外殼: 10-TFSOP,10-MSOP(0.118",3.00mm 寬)裸露焊盤
供應商設(shè)備封裝: 10-µMAX-EP
包裝: 帶卷 (TR)
MAX3264/MAX3265/MAX3268/MAX3269/MAX3765/MAX3768
+3.0V to +5.5V, 1.25Gbps/2.5Gbps
Limiting Amplifiers
12
______________________________________________________________________________________
The buffer’s output impedance is determined by the par-
allel combination of internal and external pullup resistors,
which are chosen to match the impedance of the trans-
mission line (Figure 1). The output buffer can be AC- or
DC-coupled to the load.
PECL Output Buffer
The MAX3268/MAX3269/MAX3768 offer an industry-
standard PECL output. The PECL outputs should be
terminated to VCC - 2V. Figure 6 shows the PECL out-
put circuit. The squelch function forces OUT+ to a high
level and OUT- to a low level when the input is below
the programmed LOS threshold. In the 10-pin MAX,
SQUELCH is left unconnected.
__________________Design Procedure
Program the LOS Assert Threshold
The loss-of-signal threshold is programmed by external
resistor RTH. See the LOS Threshold vs. RTH graph in
the Typical Operating Characteristics.
Select the Coupling Capacitors
The coupling capacitors (CIN, COUT) should be select-
ed to minimize the receiver’s deterministic jitter. Jitter is
minimized when the input low-frequency cutoff (fIN) is
placed at a low frequency:
fIN = 1 / [2π(50)(C)]
For Fibre Channel, Gigabit Ethernet, or other applica-
tions using 8B/10B data coding, select (CIN, COUT) ≥
0.01F, which provides fIN < 320kHz. For ATM/SONET
or other applications using scrambled NRZ data, select
(CIN,COUT) ≥ 0.1F, which provides fIN < 32kHz.
Select the Offset-Correction Capacitor
(MAX3264/MAX3265 TSSOP Only)
To maintain stability, it is important to keep a one-
decade separation between fIN and the low-frequency
cutoff (fOC) associated with the DC-offset-correction cir-
cuit.
fOC = 75 / [2π 60k (CAZ + 100pF)]
= 200 x 10 -6 / (CAZ + 100pF)
For Fibre Channel, Gigabit Ethernet, or other applica-
tions using 8B/10B data coding, leave pins CAZ1, and
CAZ2 open (fOC = 2MHz). For ATM/SONET or other
applications using scrambled NRZ data, select CAZ
0.1F, which typically provides fOC = 2kHz.
GND
ESD
STRUCTURES
VCC
OUT-
OUT+
Figure 6. PECL Output Circuit
GND
LEVEL
ESD
STRUCTURES
VCC
100
OUT-
OUT+
Figure 7. CML Output Circuit
相關(guān)PDF資料
PDF描述
MAX3272AETP+T IC AMP LIMITING 20-TQFN
MAX3371EXT-T IC LEVEL TRANSLATOR 2MBPS SC70-6
MAX3377EETD+T IC LEVEL TRANSLATOR 14-TDFN
MAX3395EETC+T IC LVL XLTR LV 6MBPS 12-TQFN
MAX3397EELA+T IC LVL XLTR DUAL 8-UDFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX326C/D 功能描述:模擬開關(guān) IC Quad SPST Ultra-Low-Leakage CMOS Analog Switches RoHS:否 制造商:Texas Instruments 開關(guān)數(shù)量:2 開關(guān)配置:SPDT 開啟電阻(最大值):0.1 Ohms 切換電壓(最大): 開啟時間(最大值): 關(guān)閉時間(最大值): 工作電源電壓:2.7 V to 4.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-16
MAX326CEE 功能描述:模擬開關(guān) IC RoHS:否 制造商:Texas Instruments 開關(guān)數(shù)量:2 開關(guān)配置:SPDT 開啟電阻(最大值):0.1 Ohms 切換電壓(最大): 開啟時間(最大值): 關(guān)閉時間(最大值): 工作電源電壓:2.7 V to 4.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-16
MAX326CEE+ 功能描述:模擬開關(guān) IC Quad SPST CMOS Ultra-Low-Leakage RoHS:否 制造商:Texas Instruments 開關(guān)數(shù)量:2 開關(guān)配置:SPDT 開啟電阻(最大值):0.1 Ohms 切換電壓(最大): 開啟時間(最大值): 關(guān)閉時間(最大值): 工作電源電壓:2.7 V to 4.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-16
MAX326CEE+T 功能描述:模擬開關(guān) IC Quad SPST CMOS Ultra-Low-Leakage RoHS:否 制造商:Texas Instruments 開關(guān)數(shù)量:2 開關(guān)配置:SPDT 開啟電阻(最大值):0.1 Ohms 切換電壓(最大): 開啟時間(最大值): 關(guān)閉時間(最大值): 工作電源電壓:2.7 V to 4.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-16
MAX326CEE-T 功能描述:模擬開關(guān) IC RoHS:否 制造商:Texas Instruments 開關(guān)數(shù)量:2 開關(guān)配置:SPDT 開啟電阻(最大值):0.1 Ohms 切換電壓(最大): 開啟時間(最大值): 關(guān)閉時間(最大值): 工作電源電壓:2.7 V to 4.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-16