參數(shù)資料
型號(hào): MAX1497EPI+
廠商: Maxim Integrated Products
文件頁數(shù): 30/33頁
文件大?。?/td> 0K
描述: IC ADC 3 1/2DIG W/LED DVR 28-DIP
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 14
位數(shù): 3.5 位
采樣率(每秒): 5
數(shù)據(jù)接口: MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 通孔
封裝/外殼: 28-DIP(0.600",15.24mm)
供應(yīng)商設(shè)備封裝: 28-PDIP
包裝: 管件
輸入數(shù)目和類型: 1 個(gè)差分,雙極
MAX1497/MAX1499
3.5- and 4.5-Digit, Single-Chip ADCs with LED
Drivers and C Interface
6
_______________________________________________________________________________________
TIMING CHARACTERISTICS (Notes 11, 12, Figure 8)
(AVDD = DVDD = VDD = +2.7V to +5.25V, GND = 0, GLED = 0, VLED = +2.7V to +5.25V, VREF+ - VREF- = 2.048V (external reference)
CREF+ = CREF- = 0.1F, CVNEG = 0.1F. Internal clock mode, unless otherwise noted. All specifications are at TA = TMIN to TMAX.
Typical values are at TA = +25°C, unless otherwise noted.)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
SCLK Operating Frequency
fSCLK
0
4.2
MHz
SCLK Pulse-Width High
tCH
100
ns
SCLK Pulse-Width Low
tCL
100
ns
DIN to SCLK Setup
tDS
50
ns
DIN to SCLK Hold
tDH
0ns
CS Fall to SCLK Rise Setup
tCSS
50
ns
SCLK Rise to CS Rise Hold
tCSH
0ns
SCLK Fall to DOUT Valid
tDO
CLOAD = 50pF, Figures 13, 14
120
ns
CS Rise to DOUT Disable
tTR
CLOAD = 50pF, Figures 13, 14
120
ns
CS Fall to DOUT Enable
tDV
CLOAD = 50pF, Figures 13, 14
120
ns
Note 1: Integral nonlinearity is the deviation of the analog value at any code from its theoretical value after nulling the gain error and
offset error.
Note 2: Offset calibrated. See OFFSET_CAL1 and OFFSET_CAL2 (MAX1499 only) in the On-Chip Registers section.
Note 3: Offset nulled.
Note 4: Offset drift error is eliminated by recalibration at the new temperature.
Note 5: The input voltage range for the analog inputs is given with respect to the voltage on the negative input of the differential pair.
Note 6: VAIN+ or VAIN- = -2.2V to +2.2V. VREF+ or VREF- = -2.2V to +2.2V. All input structures are identical. Production tested on
AIN+ and REF+ only.
Note 7: Measured at DC by changing the power-supply voltage from 2.7V to 5.25V and measuring the effect on the conversion
error with external reference. PSRR at 50Hz and 60Hz exceeds 120dB with filter notches at 50Hz and 60Hz (Figure 2).
Note 8: CLK and SCLK are disabled.
Note 9: LED drivers are disabled.
Note 10: Power-supply currents are measured with all digital inputs at either GND, DVDD, or VDD and with the device in internal-clock mode.
Note 11: All input signals are specified with tRISE = tFALL = 5ns (10% to 90% of DVDD) and are timed from a voltage level of 50% of
DVDD, unless otherwise noted.
Note 12: See the serial-interface timing diagrams.
相關(guān)PDF資料
PDF描述
IDT72V36110L7-5PFI IC FIFO 131KX36 7-5NS 128QFP
MS3128E14-19SX CONN RCPT 19POS WALL MNT W/SCKT
MAX11044ETN+T ADC 16BIT SAMPLING 4CH 56-TQFN
IDT72V36110L6PF IC FIFO SYNC 131KX36 6NS 128QFP
IDT72V2113L6PF IC FIFO SUPERSYNCII 6NS 80-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX1497EPI+ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 3.5 Digit ADC w/LED Drivers RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX14980ETO+ 制造商:Maxim Integrated Products 功能描述:6 GBPS QUAD SAS/SATA REDRIVER WITH EQUALIZATION - Rail/Tube 制造商:Maxim Integrated Products 功能描述:IC REDRIVER 6GBPS SAS/SATA QFN 制造商:Maxim Integrated Products 功能描述:6G/PS Quad SAS/SATA redriver with eq
MAX14980ETO+T 制造商:Maxim Integrated Products 功能描述:- Tape and Reel 制造商:Maxim Integrated Products 功能描述:MAX14980ETO+T
MAX14982ETO+ 制造商:Maxim Integrated Products 功能描述:SINGLE LANE 2:1 / 1:2 MUX + REDRIVER WITH EQUALIZATION - Rail/Tube 制造商:Maxim Integrated Products 功能描述:IC EQUALIZER/REDRVR 42TQFN
MAX14982ETO+T 制造商:Maxim Integrated Products 功能描述:1:2 / 2:1 PCIE GEN 2 MUX + REDRIVER - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC EQUALIZER/REDRVR 42TQFN