- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10488 > MAX1403EAI+ (Maxim Integrated Products)IC ADC 18BIT LP 28-SSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | MAX1403EAI+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 7/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 18BIT LP 28-SSOP |
| 產(chǎn)品培訓(xùn)模塊： | MAX11200 ADC Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 46 |
| 位數(shù)： | 18 |
| 采樣率（每秒）： | 480 |
| 數(shù)據(jù)接口： | QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 21.45mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SSOP（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-SSOP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 3 個(gè)差分，單極；3 個(gè)差分，雙極；5 個(gè)偽差分，單極；5 個(gè)偽差分，雙極 |
| 產(chǎn)品目錄頁面： | 1396 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
MAX1403
+3V, 18-Bit, Low-Power, Multichannel,
Oversampling (Sigma-Delta) ADC
______________________________________________________________________________________
15
Selecting Clock Polarity
The serial interface can be operated with the clock idling
either high or low. This is compatible with Motorola’s SPI
interface operated in CPOL = 1, CPHA = 1 mode or
CPOL = 0, CPHA = 1 mode. The clock polarity is deter-
mined by the state of SCLK at the falling edge of CS.
Ensure that the setup times t4/t12 and t5/t13 are not violat-
ed. If CS is connected to ground, resulting in no falling
edge on CS, SCLK must idle high (CPOL = 1, CPHA = 1).
Data-Ready Signal (DRDY bit true or IIN
NTT = low)
The data-ready signal indicates that new data may be
read from the 24-bit data register. After the end of a suc-
cessful data register read, the data-ready signal
becomes false. If a new measurement completes before
the data is read, the data-ready signal becomes false.
The data-ready signal becomes true again when new
data is available in the data register.
The MAX1403 provides two methods of monitoring the
data-ready signal. INT provides a hardware solution
(active low when data is ready to be accessed), while
the DRDY bit in the COMM register provides a software
solution (active high).
Read data as soon as possible once data-ready
becomes true. This becomes increasingly important for
faster measurement rates. If the data read is delayed
significantly, a collision may result. A collision occurs
when a new measurement completes during a data-
register read operation. After a collision, information in
the data register is invalid. The failed read operation
must be completed even though the data is invalid.
Resetting the Interface
Reset the serial interface by clocking in 32 1s.
Resetting the interface does not affect the internal reg-
isters.
If continuous data output mode is in use, clock in eight
0s followed by 32 1s. More than 32 1s may be clocked
in, since a leading 0 is used as the start bit for all oper-
ations.
Continuous Data Output Mode
When scanning the input channels (SCAN = 1), the ser-
ial interface allows the data register to be read repeat-
edly without requiring a write to the COMM register.
The initial COMM write (01111000) is followed by 24
clocks (DIN = high) to read the 24-bit data register.
Once the data register has been read, it can be read
again after the next conversion by writing another 24
clocks (DIN = high). Terminate the continuous data out-
put mode by writing to the COMM register with any
valid access.
Modulator Data Output (MDOUT = 1)
Single-bit, raw modulator data is available at DOUT for
custom filtering when MDOUT = 1. INT provides a mod-
ulator clock for data synchronization. Data is valid on
the falling edge of INT. Write operations can still be
performed; however, read operations are disabled.
After MDOUT is returned to 0, valid data is accessed
by the normal serial-interface read operation.
On-Chip Registers
Communications Register
0/DRDY: (Default = 0) Data Ready Bit. On a write, this
bit must be reset to 0 to signal the start of the Com-
munications Register data word. On a read, a 1 in this
location (0/DRDY) signifies that valid data is available in
the data register. This bit is reset after the data register
is read or, if data is not read, 0/DRDY will go low at the
end of the next measurement.
RS2, RS1, RS0: (Default = 0, 0, 0) Register Select
Bits. These bits select the register to be accessed
(Table 1).
R/W: (Default = 0) Read/Write Bit. When set high, the
selected register is read; when R/W = 0, the selected
register is written.
RESET: (Default = 0) Software Reset Bit. Setting this
bit high causes the part to be reset to its default power-
up condition (RESET = 0).
STDBY: (Default = 0) Standby Power-Down Bit. Setting
the STDBY bit places the part in “standby” condition,
shutting down everything except the serial interface
and the CLK oscillator.
FSYNC: (Default = 0) Filter Sync Bit. When FSYNC = 0,
conversions are automatically performed at a data rate
determined by CLK, FS1, FS0, MF1, and MF0 bits.
When FSYNC = 1, the digital filter and analog modulator
First Bit (MSB)
(LSB)
FUNCTION
0
STDBY
0
RESET
0
Name
FSYNC
0
REGISTER SELECT BITS
RS0
0
RS1
0
DATA
RDY
Defaults
RS2
0
R/W
0/DRDY
Communications Register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UP050SL130J-A-B | CAP CER 13PF 50V 5% AXIAL |
| VE-B5J-MX-F3 | CONVERTER MOD DC/DC 36V 75W |
| VE-B54-MX-F4 | CONVERTER MOD DC/DC 48V 75W |
| UP050SL120J-NAC | CAP CER 12PF 50V 5% AXIAL |
| UP050SL120J-KFC | CAP CER 12PF 50V 5% AXIAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1403EAI+ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 18-Bit 5Ch 4.8ksps 1.25V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1403EAI+T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 18-Bit 5Ch 4.8ksps 1.25V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1403EAI-T | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MAX1403EVKIT | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 MAX1403 Eval Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| MAX1403EVL11 | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 MAX1403 Eval Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。