參數(shù)資料
型號(hào)： MAX1401EAI+
廠商： Maxim Integrated Products
文件頁(yè)數(shù)： 24/36頁(yè)
文件大?。?/td> 0K
描述： IC ADC 18BIT LP 28-SSOP
產(chǎn)品培訓(xùn)模塊： MAX11200 ADC
Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 46
位數(shù)： 18
采樣率（每秒）： 480
數(shù)據(jù)接口： QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 750µW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 28-SSOP（0.209"，5.30mm 寬）
供應(yīng)商設(shè)備封裝： 28-SSOP
包裝： 管件
輸入數(shù)目和類型： 3 個(gè)差分，單極；3 個(gè)差分，雙極；5 個(gè)偽差分，單極；5 個(gè)偽差分，雙極
產(chǎn)品目錄頁(yè)面： 1396 (CN2011-ZH PDF)
MAX1401
+3V, 18-Bit, Low-Power, Multichannel,
Oversampling (Sigma-Delta) ADC
30
______________________________________________________________________________________
input can be up to four-times the output data period.
For a synchronized step input (using the FSYNC func-
tion or the internal scanning logic), the settling time is
three-times the output data period.
Analog Filtering
The digital filter does not provide any rejection close to
the harmonics of the modulator sample frequency.
However, due to the high oversampling ratio of the
MAX1401, these bands occupy only a small fraction of
the spectrum, and most broadband noise is filtered.
Therefore, the analog filtering requirements in front of
the MAX1401 are considerably reduced compared to a
conventional converter with no on-chip filtering. In addi-
tion, because the part’s common-mode rejection of
90dB extends out to several kilohertz, common-mode
noise susceptibility in this frequency range is substan-
tially reduced.
Depending on the application, it may be necessary to
provide filtering prior to the MAX1401 to eliminate
unwanted frequencies the digital filter does not reject. It
may also be necessary in some applications to provide
additional filtering to ensure that differential noise sig-
nals outside the frequency band of interest do not satu-
rate the analog modulator.
If passive components are placed in front of the
MAX1401, when the part is used in unbuffered mode,
ensure that the source impedance is low enough not to
introduce gain errors in the system (Tables 13a–13d).
This can significantly limit the amount of passive anti-
aliasing filtering that can be applied in front of the
MAX1401 in unbuffered mode. However, when the part
is used in buffered mode, large source impedances will
simply result in a small DC offset error (a 1k
source
resistance will cause an offset error of less than 10V).
Therefore, where any significant source impedances are
required, Maxim recommends operating the part in
buffered mode.
Calibration Channels
Two fully differential calibration channels allow mea-
surement of the system gain and offset errors. Connect
the CALOFF channel to 0V and the CALGAIN channel
to the reference voltage. Average several measure-
ments on both CALOFF and CALGAIN. Subtract the
average offset code and scale to correct for the gain
error. This linear calibration technique can be used to
remove errors due to source impedances on the analog
input (e.g., when using a simple RC anti-aliasing filter
on the front end).
Applications Information
SPI Interface (68HC11, PIC16C73)
Microprocessors with a hardware SPI (serial peripheral
interface) can use a 3-wire interface to the MAX1401
(Figure 12). The SPI hardware generates groups of
eight pulses on SCLK, shifting data in on one pin and
out on the other pin.
For best results, use a hardware interrupt to monitor the
INT pin and acquire new data as soon as it is available.
If hardware interrupts are not available, or if interrupt
latency is longer than the selected conversion rate, use
the FSYNC bit to prevent automatic measurement while
reading the data output register.
The example code in Listing 1 shows how to interface
with the MAX1401 using a 68HC11. System-dependent
initialization code is not shown.
-160
-140
-100
-120
-80
-60
-20
-40
0
406080
20
100 120 140 160 180 200
FREQUENCY (Hz)
GAIN
(dB)
fCLKIN = 2.4576MHz
MF1, 0 = 0
FS1, 0 = 0
fN = 50Hz
Figure 11. Frequency Response of the SINC3 Filter (Notch at
50Hz)
VDD
SS
INTERRUPT
SCK
MISO
MOSI
RESET
INT
SCLK
DOUT
DIN
CS
VDD
68HC11
MAX1401
Figure 12. MAX1401 to 68HC11 Interface
相關(guān)PDF資料
PDF描述
VE-B53-MX-F4 CONVERTER MOD DC/DC 24V 75W
UP050SL120J-KEC CAP CER 12PF 50V 5% AXIAL
VE-20D-MX CONVERTER MOD DC/DC 85V 75W
UP050SL120J-B-B CAP CER 12PF 50V 5% AXIAL
UP050SL120J-A-B CAP CER 12PF 50V 5% AXIAL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX1401EAI+ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 18-Bit 5Ch 4.8ksps 1.25V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1401EAI+T 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 18-Bit 5Ch 4.8ksps 1.25V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1401EAI-T 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
MAX1402CAI 功能描述:ADC / DAC多通道 RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換速率: 分辨率:8 bit 接口類型:SPI 電壓參考: 電源電壓-最大:3.6 V 電源電壓-最小:2 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-40
MAX1402CAI+ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 18-Bit 5Ch 4.8ksps 2.5V Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*